

ADC16061

Self-Calibrating 16-Bit, 2.5 MSPS, 390 mW A/D Converter

General Description

The ADC16061 is a self-calibrating 16-bit, 2.5 Megasample per second analog to digital converter. It operates on a single +5V supply, consuming just 390mW (typical).

The ADC16061 provides an easy and affordable upgrade from 12 bit and 14 bit converters. The ADC16061 may also be used to replace many hybrid converters with a resultant saving of space, power and cost.

The ADC16061 operates with excellent dynamic performance at input frequencies up to ½ the clock frequency. The calibration feature of the ADC16061 can be used to get more consistent and repeatable results over the entire operating temperature range. On-command self-calibration reduces many of the effects of temperature-induced drift, resulting in more repeatable conversions.

The Power Down feature reduces power consumption to less than 2mW.

The ADC16061 comes in a TQFP and is designed to operate over the commercial temperature range of 0°C to +70°C.

Features

- Single +5V Operation
- Self Calibration
- Power Down Mode

Key Specifications

■ Resolution ■ Conversion Rate 2.5 Msps (min) DNL

■ SNR (f_{IN} = 500 kHz)

■ Supply Voltage

■ Power Consumption

16 Bits 1.0 LSB (typ)


> 80 dB (typ) +5V ±5%

390mW (typ)

Applications

- PC-Based Data Acquisition
- **Document Scanners**
- Digital Copiers
- Film Scanners
- **Blood Analyzers**
- Sonar/Radar


Connection Diagram



Ordering Information

Commercial	
$(0^{\circ}C \leq T_{A} \leq +70^{\circ}C)$	Package
ADC16061CCVT	VEG52A 52 Pin Thin Quad Flat Pack
ADC16061EVAL	Evaluation Board

Block Diagram



2

10088902

Pin Descriptions and Equivalent Circuits					
Pin No.	Symbol	Equivalent Circuit	Description		
Analog	1/0				
1	V _{IN} +		Non-Inverting analog signal Input. With a 2.0V reference voltage and a 2.0V common mode voltage, $V_{\rm CM}$, the input signal voltage range is from 1.0 volt to 3.0 Volts.		
4	V _{IN} -	AGND	Inverting analog signal Input. With a 2.0V reference voltage and a 2.0V common mode voltage, V_{CM} , the input signal voltage range is from 1.0 Volt to 3.0 Volts. The input signal should be balanced for best performance.		
48	V _{REF} + IN	©	Positive reference input. This pin should be bypassed to AGND with a 0.1 μ F monolithic capacitor. V_{REF} + minus V_{REF-IN} should be a minimum of 1.8V and a maximum of 2.2V. The full-scale input voltage is equal to V_{REF} + I_{IN} minus V_{REF-IN} .		
47	V _{REF} - IN	AOND 4k	Negative reference input. In most applications this pin should be connected to AGND and the full reference voltage applied to $V_{REF}+I_{IN}$. If the application requires that $V_{REF}-I_{IN}$ be offset from AGND, this pin should be bypassed to AGND with a 0.1 μ F monolithic capacitor. The full-scale input voltage is equal to $V_{REF}+I_{IN}$ minus $V_{REF}-I_{IN}$.		
50	V _{REF} + OUT	٧ _٩ °	Output of the high impedance positive reference buffer. This pin should be bypassed to AGND with a 0.1 µF monolithic capacitor in parallel with a 10 µF capacitor.		
49	V _{REF} - OUT		The output of the negative reference buffer. This pin should be bypassed to AGND with a 0.1 µF monolithic capacitor in parallel with a 10 µF capacitor.		
52	V _{REF (MID)}	AGND	Output of the reference mid-point. This pin should be bypassed to AGND with a 0.1 μF monolithic capacitor. This voltage is derived from V_{CM} .		
51	V _{CM}	12 VA SOOK DAGNO	Input to the common mode buffer, nominally equal to 40% of the supply voltage (2.0V). This pin should be bypassed to AGND with a 0.1 μ F monolithic capacitor. Best performance is obtained if this pin is driven with a low impedance source of 2.0V.		

Pin	Description					
No.	<u> </u>					
Digital I/			Digital clock input. The input voltage is captured t _{AD} after the fall of			
10	CLOCK		the clock signal. The clock frequency should not be changed or			
			interrupted during conversion or while reading data output.			
		V _D	CAL is a level-sensitive digital input that, when pulsed high for at			
11	CAL	٩̈́	least two clock cycles, puts the ADC into the CALIBRATE mode.			
		r#	See Section 2.3 . RESET is a level-sensitive digital input that, when pulsed high for			
40	RESET		at least 2 CLOCK cycles, results in the resetting of the ADC. This			
		▞▘┕▘ 	reset pulse must be applied after ADC power-up, before calibration.			
		*	RD is the (READ) digital input that, when low, enables the output			
18	RD	, j	data buffers. When this input pin is high, the output data bus is in a			
		DGND	high impedance state.			
			PD is the Power Down input that, when low, puts the converter into			
44	PD		the power down mode. When this pin is high, the converter is in the active mode.			
		V _D	uie acuve mode.			
		ئے				
17	EOC	-	EOC is a digital output that, when low, indicates the availability of			
''	200		new conversion results at the data output pins.			
		DGND				
		V _D I/O				
		الم				
		┌┤└┐	Digital data outputs that make up the 16-bit TRI-STATE conversion			
21-32	D00-15	+ + •	results. D00 is the LSB, while D15 is the MSB (SIGN bit) of the			
35-38			two's complement output word.			
		DGND I/O				
Analog	Power					
			Positive analog supply pins. These pins should be connected to a			
6, 7, 45	V _A		clean, quiet +5V source and bypassed to AGND with 0.1 μF monolithic capacitors in parallel with 10 μF capacitors, both located			
			within 1 cm of these power pins.			
			The ground return for the analog supply. AGND and DGND should			
5, 8, 46	AGND		be connected together directly beneath the ADC16061 package.			
			See Section 5 (Layout and grounding) for more details).			
Digital P	ower		T=			
			Positive digital supply pin. This pin should be connected to the			
20	V _D		same clean, quiet +5V source as is V_A and bypassed to DGND with a 0.1 μ F monolithic capacitor in parallel with a 10 μ F capacitor,			
			both located within 1 cm of the power pin.			
12, 13,			The ground return for the digital supply. AGND and DGND should			
14, 19,	DGND		be connected together directly beneath the ADC16061 package.			
41, 42,	DGND		See Section 5 (Layout and Grounding) for more details.			
43						

Pin Descriptions and Equivalent Circuits (Continued) Pin Symbol **Equivalent Circuit** Description No. Positive digital supply pin for the ADC16061's output drivers. This pin should be connected to a +3V to +5V source and bypassed to DGND I/O with a 0.1 μF monolithic capacitor. If the supply for this 34 V_D I/O pin is different from the supply used for V_A and V_D , it should also be bypassed with a 10 μF capacitor. All bypass capacitors should be located within 1 cm of the supply pin. The ground return for the digital supply for the ADC16061's output drivers. This pin should be connected to the system digital ground, 33 DGND I/O but not be connected in close proximity to the ADC16061's DGND or AGND pins. See Section 5.0 (Layout and Grounding) for more details. NC All pins marked NC (no connect) should be left floating. Do not 2, 3, 9, connect the NC pins to ground, power supplies, or any other 15, 16, NC potential or signal. These pins are used for test in the 39

manufacturing process.

Absolute Maximum Ratings (Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage $(V_A, V_D, V_D I/O)$	6.5V
Voltage on Any I/O Pin -	$-0.3V$ to $(V_A + 0.3V)$
Input Current at Any Pin (Note 3)	±25mA
Package Input Current (Note 3)	±50mA
Power Dissipation at T _A = 25°C	(Note 4)
ESD Susceptibility (Note 5)	
Human Body Model	1500V
Machine Model	200V
Soldering Temp., Infrared, 10 sec. (No	ote 6) 300°C
Storage Temperature	-65°C to +150°C

Operating Ratings (Notes 1, 2)

Operating Temperature

| AGND - DGND |

 $0^{\circ}C \leq T_{A} \leq +70^{\circ}C$

0V to 100 mV

Package Thermal Resistance

Package	θ_{JA}
32-Lead TQFP	70°C / W

Converter Electrical Characteristics

The following specifications apply for AGND = DGND = DGND I/O = 0V, $V^+ = V_A = V_D = +5.0V$, V_D I/O = 3.0V or 5.0V, $\overline{PD} = +5V$, $V_{REF+\ IN} = +2.0V$, $V_{REF-\ IN} = AGND$, $f_{CLK} = 2.5$ MHz, $C_L = 50$ pF/pin. After Auto-Cal. **Boldface limits apply for T_A = T_J = T_{MIN} to T_{MAX}:** all other limits $T_A = T_J = 25^\circ C(Notes\ 7,\ 8,\ 9)$

Symbol	Parameter	Conditions		Typical (Note 10)	Limits (Note 11)	Units	
Static Converter Characteristics							
	Resolution with No Missing Codes				15	Bits (min)	
INL	Integral Non Linearity	At 16 Bits		±3	±9	LSB (max)	
DNL	Differential Non Linearity	At 16 Bits		±1	+3	LSB (max)	
					-2	LSB (min)	
	Full-Scale Error			±0.6	3.0	% FS (max)	
	Zero Error			+0.1	±0.7	% FS (max)	
Reference	and Analog Input Characteristic	s					
V_{IN}	Input Voltage Range (V _{IN+} - V _{IN-})			2.0	1.8 2.2	V (min) V (max)	
	Input Capacitance	V _{IN} = 1.0V +	(CLK LOW)	12		pF	
C _{IN}		0.7Vrms	ns (CLK HIGH)	28		pF	
V _{REF}	Reference Voltage Range [(V _{REF} + _{IN}) - (V _{REF} - _{IN})] (Note			2.00	1.8	V (min)	
* KEF	14)			2.00	2.2	V (max)	
	Reference Input Resistance			3.5		ΚΩ	
Dynamic C	onverter Characteristics						
BW	Full Power Bandwidth			45		MHz	
SNR	Signal-to-Noise Ratio	f _{IN} = 500 kHz		80		dB	
SINAD	Signal-to-Noise & Distortion	f _{IN} = 500 kHz		79		dB	
THD	Total Harmonic Distortion	f _{IN} = 500 kHz		-88		dB	
SFDR	Spurious Free Dynamic Range	f _{IN} = 500 kHz		91		dB	
IMD	Intermodulation Distortion	$f_{IN1} = 95 \text{ kHz}$ $f_{IN2} = 105 \text{ kHz}$		-97		dB	

DC and Logic Electrical Characteristics

The following specifications apply for AGND = DGND = DGND I/O = 0V, V⁺ = V_A = V_D = +5.0V, V_D I/O = 3.0V or 5.0V, \overline{PD} = +5V, V_{REF+} = +2.0V, V_{REF+} = AGND, f_{CLK} = 2.5 MHz, RS = 25 Ω , C_L = 50 pF/pin. After Auto-Cal. **Boldface limits apply for T_A** = T_J = T_{MIN} to T_{MAX}: all other limits T_A = T_J = 25 $^{\circ}$ C(Notes 7, 8, 9)

Symbol	Parameter	Conditions	Typical (Note 10)	Limits (Note 11)	Units
CLOCK, R	D, PD Digital Input Characte	ristics			
V _{IN(1)}	Logical "1" Input Voltage	V ⁺ = 5.25V		2.0	V (min)
V _{IN(0)}	Logical "0" Input Voltage	V ⁺ = 4.75V		0.8	V (max)
I _{IN(1)}	Logical "1" Input Current	V _{IN} = 5.0V	5		μΑ
I _{IN(0)}	Logical "0" Input Current	$V_{IN} = 0V$	-5		μΑ
C _{IN}	V _{IN} Input Capacitance		5		pF
CAL, RESE	T Digital Input Characterist	ics	•		
V _{IN(1)}	Logical "1" Input Voltage	V+ = 5.25V		3.5	V (min)
V _{IN(0)}	Logical "0" Input Voltage	V+ = 4.75V		1.0	V (max)
I _{IN(1)}	Logical "1" Input Current	V _{IN} = 5.0V	5		μΑ
I _{IN(0)}	Logical "0" Input Current	$V_{IN} = 0V$	-5		μA
C _{IN}	Input Capacitance		5		pF
D00 - D13	Digital Output Characteristic	cs			
V _{OUT(1)}	Logical "1" Output Voltage	V_D I/O = 4.75V, I_{OUT} = -360 μ A		4.5	V (min)
V _{OUT(1)}	Logical "1" Output Voltage	V_D I/O = 2.7V, I_{OUT} = -360 μ A		2.5	V (min)
1/	Logical "0" Output	V _D I/O = 5.25V, I _{OUT} = 1.6 mA		0.4	V (max)
$V_{OUT(0)}$	Voltage	V _D I/O = 3.3V, I _{OUT} = 1.6 mA		0.4	V (max)
	TRI-STATE Output	V _{OUT} = 3V or 5V	100		nA
l _{OZ}	Current	V _{OUT} = 0V	-100		nA
+l _{sc}	Output Short Circuit Source Current	$V_{OUT} = 0V$, $V_D I/O = 3V$	-10		mA
-I _{SC}	Output Short Circuit Sink Current	$V_{OUT} = V_D I/O = 3V$	12		mA
Power Sup	ply Characteristics		•		
I _A	Analog Supply Current	PD = V _D I/O	70	85	mA (max)
I _D	Digital Supply Current	PD = V _D I/O	7	8	mA (max)
I _D I/O	Output Bus Supply Current	PD = V _D I/O	1	2	mA (max)
		PD = V _D I/O	390	475	mW (max)
	Total Power Consumption	PD = DGND	<2		mW
PSRR	Power Supply Rejection	Change in Full Scale as V _A goes from 4.25V to 5.25V	68		dB
	Ratio	250 mV _{P-P} 10 MHz riding on V _A	54		dB

AC Electrical Characteristics

The following specifications apply for AGND = DGND = DGND I/O = 0V, $V^+ = V_A = V_D = +5.0V$, V_D I/O = 3.0V or 5.0V, $\overline{PD} = +5V$, $V_{REF}^+ = +2.0V$, $V_{REF}^- = +2.0V$

Symbol	Parameter	Conditions	Typical (Note 10)	Limits (Note 11)	Units (Limits)
- f	Conversion Clock (CLOCK)		300		kHz (min)
t _{CLK}	Frequency		3	2.5	MHz (max)
	Conversion Clock Duty Cycle		45		%(min)
			55		%(max)
t _{CONV}	Conversion Latency		13		Clock Cycles

AC Electrical Characteristics (Continued)

The following specifications apply for AGND = DGND = DGND I/O = 0V, $V^+ = V_A = V_D = +5.0V$, V_D I/O = 3.0V or 5.0V, $\overline{PD} = +5V$, $V_{REF}^+ = +2.0V$, $V_{REF}^- = AGND$, $f_{CLK}^- = 2.5$ MHz, RS = 25Ω , $C_L = 50$ pF/pin. After Auto-Cal. **Boldface limits apply for T**_A = T_J = T_{MIN} **to T**_{MAX}: all other limits T_A = T_J = 25° C(Notes 7, 8, 9)

Symbol	Parameter	Conditions	Typical (Note 10)	Limits (Note 11)	Units (Limits)
t _{AD}	Aperture Delay		9		ns
t _{OD}	Falling edge of CLK to Data Valid		50	38 95	ns (min) ns (max)
t _{EOCL}	Falling edge of CLK to falling edge of EOC		1/(4f _{CLK})	90 130	ns (min) ns (max)
t _{ON}	RD low to data valid on D00 -D15		23	33	ns (max)
t _{OFF}	RD high to D00 -D15 in TRI-STATE		25	33	ns (max)
t _{CAL}	Calibration Time		110		ms

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 2: All voltages are measured with respect to GND = AGND = DGND I/O = 0V, unless otherwise specified.


Note 3: When the input voltage at any pin exceeds the power supplies (that is, $V_{IN} < AGND$ or $V_{IN} > V_A$ or V_D), the current at that pin should be limited to 25 mA. The 50 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 25 mA to two.


Note 4: The absolute maximum junction temperature $(T_J max)$ for this device is 150°C. The maximum allowable power dissipation is dictated by $T_J max$, the junction-to-ambient thermal resistance (θ_{JA}) , and the ambient temperature (T_A) , and can be calculated using the formula $P_D MAX = (T_J max - T_A)/\theta_{JA}$. The values for maximum power dissipation will be reached only when the ADC16061 is operated in a severe fault condition (e.g. when input or output pins are driven beyond the power supply voltages, or the power supply polarity is reversed). Obviously, such conditions should always be avoided.

Note 5: Human body model is 100 pF capacitor discharged through a 1.5k Ω resistor. Machine model is 220 pF discharged through ZERO Ω .

Note 6: See AN450, "Surface Mounting Methods and Their Effect on Product Reliability", or the section entitled "Surface Mount" found in any post 1986 National Semiconductor Linear Data Book, for other methods of soldering surface mount devices.

Note 7: The inputs are protected as shown below. Input voltages above V_A or below GND will not damage this device, provided current is limited per Note 3. However, errors in the A/D conversion can occur if the input goes above V_A or below GND by more than 100 mV. As an example, if V_A is 4.75 V_{DC} , the full-scale input voltage must be \leq 4.85 V_{DC} to ensure accurate conversions





ESD Protection Scheme for Analog Input and Digital Output pins

ESD Protection Scheme for Digital Input pins

Note 8: To guarantee accuracy, it is required that V_A and V_D be connected together and to the same power supply with separate bypass capacitors at each V^+ pin.

Note 9: With the test condition for $V_{REF} = (V_{REF} +) - (V_{REF} -)$ given as +2.0V, the 16-bit LSB is 30 μ V.

Note 10: Typical figures are at $T_A = T_J = 25^{\circ}C$, and represent most likely parametric norms.

Note 11: Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level) with 50% duty cycle clock.

Note 12: Integral Non Linearity is defined as the deviation of the analog value, expressed in LSBs, from the straight line that passes through positive full-scale and negative full-scale.

Note 13: Timing specifications are tested at the TTL logic levels, V_{IL} = 0.4V for a falling edge and V_{IH} = 2.4V for a rising edge. TRI-STATE output voltage is forced to 1.4V.

Note 14: Optimum SNR performance will be obtained by keeping the reference voltage in the 1.8V to 2.2V range. The LM4041CIM3-ADJ (SOT-23 package), or the LM4041CIZ-ADJ (TO-92 package), bandgap voltage reference is recommended for this application.

Electrical Characteristics (continued)




FIGURE 1. Transfer Characteristics







FIGURE 2. Errors removed by Auto-Cal cycle


Typical Performance Characteristics

















SNR vs. Temperature



INL vs. V_{REF} and Temperature



Typical Performance Characteristics (Continued)



-84 $f_{CLK} = 2.5 \, MHz$ -85 f_{IN} = 500 kHz (dB) -86 -87 $V_{\Delta} = 5.0 V$ -88 -89 -90 $V_A = 5.25V$ -91 -40 -20 20 40 60 TEMPERATURE (°C)

THD vs. Temperature


 $V_{A} = 4.75V$

10088928


-82

-83


SINAD & ENOB vs. Temperature




SINAD & ENOB vs. Clock Duty Cycle




SFDR vs. Temperature





Typical Performance Characteristics (Continued)





Specification Definitions

APERTURE DELAY is the time required after the falling edge of the clock for the sampling switch to open. The Track/Hold circuit effectively stops capturing the input signal and goes into the "hold" mode t_{AD} after the fall of the clock.

APERTURE JITTER is the variation in aperture delay from sample to sample. Aperture jitter shows up as input noise.

DIFFERENTIAL NON-LINEARITY (DNL) is the measure of the maximum deviation from the ideal step size of 1 LSB.

EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE BITS) is another method of specifying Signal-to-Noise and Distortion Ratio, or SINAD. ENOB is defined as (SINAD –1.76) / 6.02 and says that the converter is equivalent to an ideal ADC of this (ENOB) number of bits.

FULL SCALE ERROR is the difference between the input voltage [(V_{IN} +) - (V_{IN} -)] just causing a transition to positive full scale and V_{REF} - 1.5 LSB, where V_{REF} is (V_{REF} + $_{IN}$) - (V_{REF} - $_{IN}$).

FULL POWER BANDWIDTH is a measure of the frequency at which the reconstructed output fundamental drops 3 dB below its low frequency value for a full scale input.

INTERMODULATION DISTORTION (IMD) is the creation of additional spectral components as a result of two sinusoidal frequencies being applied to the ADC input at the same time. It is defined as the ratio of the power in the first and second order intermodulation products to the total power in one of the original frequencies. IMD is usually expressed in dB.

INTEGRAL NON-LINEARITY (INL) is a measure of the deviation of each individual code from a line drawn from negative full scale (½ LSB below the first code transition) through positive full scale (the last code transition). The deviation of any given code from this straight line is measured from the center of that code value.

MISSING CODES are those output codes that are skipped and will never appear at the ADC outputs. These codes can not be reached by any input value.

OUTPUT DELAY is the time delay after the falling edge of the input clock before the data update is present at the output pins.

PIPELINE DELAY (LATENCY) is the number of clock cycles between initiation of conversion and when that data is presented to the output stage. Data for any given sample is available the Pipeline Delay plus the Output Delay after that sample is taken. New data is available at every clock cycle, but the data lags the conversion by the pipeline delay.

POWER SUPPLY REJECTION RATIO (PSRR) is a measure of how well an a.c. signal riding upon the power supply is rejected at the output. PSRR is measured with 10MHz, 250mV_{P-P} riding upon the power supply and is the ratio of the output amplitude of that signal to its amplitude on the power supply. PSRR is expressed in dB.

SIGNAL TO NOISE RATIO (SNR) is the ratio, expressed in dB, of the rms value of the input signal to the rms value of the sum of all other spectral components below one-half the sampling frequency, not including harmonics or d.c.


SIGNAL TO NOISE PLUS DISTORTION (S/(N+D) or SI-NAD)) is the ratio, expressed in dB, of the rms value of the input signal to the rms value of all of the other spectral components below half the clock frequency, including harmonics but excluding d.c.

SPURIOUS FREE DYNAMIC RANGE (SFDR) is the difference, expressed in dB, between the rms values of the input signal and the peak spurious signal, where a spurious signal is any signal present in the output spectrum that is not present at the input.

TOTAL HARMONIC DISTORTION (THD) is the ratio, expressed in dB or dBc, of the rms total of the first six harmonic components, to the rms value of the input signal.


ZERO ERROR is the difference between the ideal differential input voltage (½ LSB) and the actual input voltage that just causes an transition from an output code of 32767 to an output code of 32768.

Timing Diagrams



TIMING DIAGRAM 1. Output Timing

Minimum f_{CLK} is 300 kHz



TIMING DIAGRAM 2. Reset and Calibration Timing

13 www.national.com

10088916

Functional Description

Operating on a single +5V supply, the ADC16061 uses a pipeline architecture and has error correction circuitry and a calibration mode to help ensure maximum performance at all times.

Balanced analog signals with a peak-to-peak voltage equal to the input reference voltage, $V_{\rm REF},$ and centered around the common mode input voltage, $V_{\rm CM},$ are digitized to 16 bits (15 bits plus sign). Neglecting offsets, positive input signal voltages $(V_{\rm IN}+-V_{\rm IN}-\geq0)$ produce positive digital output data and negative input signal voltages $(V_{\rm IN}+-V_{\rm IN}-<0)$ produce negative output data. The input signal can be digitized at any clock rate between 300 Ksps and 2.5 Msps.

Input voltages below the negative full scale value will cause the output word to take on the negative full scale value of 1000,0000,0000,0000. Input voltage above the positive full scale value will cause the output word to take on the positive full scale value of 0111,1111,1111,1111.

The output word rate is the same as the clock frequency. The analog input voltage is acquired at the falling edge of the clock and the digital data for that sample is delayed by the pipeline for 13 clock cycles plus $t_{\text{DATA_VALID}}$. The digital output is undefined if the chip is being reset or is in the calibration mode. The output signal may be inhibited by the $\overline{\text{RD}}$ pin while the converter is in one of these modes.

The $\overline{\text{RD}}$ pin must be low to enable the digital outputs. A logic low on the power down ($\overline{\text{PD}}$) pin reduces the converter power consumption to less than two milliwatts.

Applications Information

1.0 OPERATING CONDITIONS

We recommend that the following conditions be observed for operation of the ADC16061:

$$\begin{split} 4.75 V &\leq V_{A} \leq 5.25 V \\ 5.25 V &\leq V_{D} \leq 5.25 V \\ 3.0 V &\leq V_{D} \text{ I/O} \leq V_{D} \\ 0.3 \text{MHz} &\leq f_{CLK} \leq 2.5 \text{ MHz} \\ V_{CM} &= 2.0 V \\ V_{REF \text{ IN}} + = 2.0 V \\ V_{REF \text{ IN}} - = \text{AGND} \end{split}$$

1.1 The Analog Inputs

The ADC16061 has two analog signal inputs, V_{IN} + and V_{IN} -. These two pins form a balanced input. There are two reference pins, V_{REF} + $_{IN}$ and V_{REF} - $_{IN}$. These pins form a differential input reference.

1.2 Reference Inputs

 $V_{\text{REF}}+_{\text{IN}}$ should always be more positive than $V_{\text{REF}}-_{\text{IN}}.$ The effective reference voltage, $V_{\text{REF}},$ is the difference between these two voltages:

$$V_{REF} = (V_{REF} + IN) - (V_{REF} - IN).$$

The operational voltage range of $V_{REF^+\ IN}$ is +1.8 Volts to +3.0 Volts. The operational voltage range of $V_{REF^-\ IN}$ is ground to 1.0V. For best performance, the difference between $V_{REF^+\ IN}$ and $V_{REF^-\ IN}$ should remain within the range of 1.8V to 2.2V. Reducing the reference voltage below 1.8V will decrease the signal-to-noise ratio (SNR) of the ADC16061. Increasing the reference voltage (and, consequently, the input signal swing) above 2.2V will increase THD.

 $V_{CM},$ the input common mode voltage, is set with on-board resistors to be 40% of the V_A supply voltage. This pin should bypassed to AGND with a 0.05µF to 0.1µF capacitor. Alternatively, drive this pin to a stable 2.0V with a low impedance source.

 $V_{REF+\ OUT}$ and $V_{REF-\ OUT}$ and $V_{REF+\ MID}$ are the reference buffer outputs. The voltage at $V_{REF+\ MID}$ is nominally equal to V_{CM} (2.0V), while the voltages at $V_{REF+\ OUT}$ and $V_{REF-\ OUT}$ are V_{REF} above and below below V_{CM} such that

$$V_{REF+ \ OUT} = V_{CM} + \frac{1}{2}V_{REF}.$$

 $V_{REF- \ OUT} = V_{CM} - \frac{1}{2}V_{REF}.$

V_{BEF} is as described above.

 $V_{REF\ (MID)}$ is the reference output mid-point and is derived from and equal to V_{CM} . $V_{REF+\ OUT}$, $V_{REF-\ OUT}$ and $V_{REF\ (MID)}$ are brought out only to be by passed. Bypass this pin with 0.1µF capacitor to ground. Do not load these pins.

It is very important that all grounds associated with the reference voltage make connection to the ground plane at a single, quiet point to minimize the effects of noise currents in the ground path.

1.3 Signal Inputs

The signal inputs are $V_{\text{IN}}\text{+}$ and V_{IN} –. The signal input, $V_{\text{IN}},$ is defined as

$$V_{IN} = (V_{IN} +) - (V_{IN} -).$$

Figure 3 indicates the relationship between the input voltage and the reference voltages. Figure 4 shows the expected input signal range.





FIGURE 3. Typical Input to Reference Relationship.






FIGURE 4. Expected Input Signal Range.

The ADC16061 performs best with a balanced input centered around $V_{\rm CM}.$ The peak-to-peak voltage swing at either $V_{\rm IN}+$ or $V_{\rm IN}-$ should be less than the reference voltage and each signal input pin should be centered on the $V_{\rm CM}$ voltage. The two $V_{\rm CM}$ -centered input signals should be exactly 180° out of phase from each other. As a simple check to ensure this, be certain that the average voltage at the ADC input pins is equal to $V_{\rm CM}.$ Drive the analog inputs with a source impedance less than 100 Ohms.

The sign bit of the output word will be a logic low when V_{IN} + is greater than V_{IN} -. When V_{IN} + is less than V_{IN} -, the sign bit of the output word will be a logic high.

For single ended operation, one of the analog inputs should be connected to V_{CM} . However, SNR and SINAD are reduced by about 12dB with a single ended input as compared with differential inputs.

An input voltage of $V_{IN} = (V_{IN}+) - (V_{IN}-) = 0$ will be interpreted as mid-scale and will thus be converted to 0000,0000,0000,0000, plus any offset error.

The $V_{\rm IN}+$ and the $V_{\rm IN}-$ inputs of the ADC16061 consist of an analog switch followed by a switched-capacitor amplifier. The capacitance seen at the analog input pins changes with the clock level, appearing as 12 pF when the clock is low, and 28 pF when the clock is high. It is recommended that the ADC16061 be driven with a low impedance source of 100 Ohms or less.

A simple application circuit is shown in Figure 6 and Figure 7. Here the LMH6550 fully differential amplifier is used to provide a balanced input to the ADC16061. Note that better noise performance is achieved when $V_{\rm REF}+_{\rm IN}$ voltage is forced with a well-bypassed resistive divider. The resulting offset and offset drift is minimal.

1.4 V_{CM} Analog Inputs

The V_{CM} input of the ADC16061 is internally biased to 40% of the V_A supply with on-chip resistors, as shown in *Figure 5*. The V_{CM} pin must be bypassed to prevent any power supply noise from modulating this voltage. Modulation of the V_{CM} potential will result in the introduction of noise into the input signal. The advantage of simply bypassing V_{CM} (without driving it) is the circuit simplicity. On the other hand, if the V_A supply can vary for any reason, V_{CM} will also vary at a rate and amplitude related to the RC filter created by the bypass capacitor and the internal divider resistors. However, performance of this approach will be adequate for many applications.




FIGURE 5. V_{CM} input to the ADC16061 V_{CM} is set to 40% of V_A with on-chip resistors. Performance is improved when V_{CM} is driven with a stable, low impedance source

By forcing V_{CM} to a fixed potential, you can avoid the problems mentioned above. One such approach is to buffer the 2.0 Volt reference voltage to drive the V_{CM} input, holding it at a constant potential as shown in *Figure 6* and *Figure 8*. If the reference voltage is different from the desired V_{CM} , that desired V_{CM} voltage may be derived from the reference or from another stable source.

Note that the buffer used for this purpose should be a slow, low noise amplifier. The LMC660, LMC662, LMC272 and LMC7101 are good choices for driving the $V_{\rm CM}$ pin of the ADC16061.

If it is desired to use a multiplexer at the analog input, that multiplexer should be switched at the rising edge of the clock signal.

2.0 DIGITAL INPUTS

Digital Inputs consist of CLOCK, RESET, CAL, \overline{RD} and \overline{PD} . All digital input pins should remain stable from the fall of the clock until 30ns after the fall of the clock to minimize digital noise corruption of the input signal on the die.

2.1 The CLOCK signal drives an internal phase delay loop to create timing for the ADC. Drive the clock input with a stable, low phase jitter clock signal in the range of 300 kHz to 2.5 MHz. The trace carrying the clock signal should be as short as possible. This trace should not cross any other signal line, analog or digital, not even at 90°.

The CLOCK signal also drives the internal state machine. If the clock is interrupted, the data within the pipeline could become corrupted.

A 100 Ohm damping resistor should be placed in series with the CLOCK pin to prevent signal undershoot at that input.

- **2.2** The RESET input is level sensitive and must be pulsed high for at least two clock cycles to reset the ADC after power-up and before calibration (See Timing Diagram 2).
- **2.3 The CAL** input is level sensitive and must be pulsed high for at least two clock cycles to begin ADC calibration (See Timing Diagram 2). Reset the ADC16061 before calibrating. Re-calibrate after the temperature has changed by more than 50°C since the last calibration was performed and after return from power down.

During calibration, use the same clock frequency that will be used for conversions to avoid excessive offset errors.

Calibration takes 272,800 clock cycles. Irrelevant data may appear at the data outputs during RESET or CAL and for 13 clock cycles thereafter. Calibration should not be started until the reference outputs have settled (100ms with $1\mu F$ capacitors on these outputs) after power up or coming out of the power down mode.

- **2.4** $\overline{\text{RD}}$ pin is used to READ the conversion data. When the $\overline{\text{RD}}$ pin is low, the output buffers go into the active state. When the $\overline{\text{RD}}$ input is high, the output buffers are in the high impedance state.
- **2.5 The PD** pin, when low, holds the ADC16061 in a power-down mode where power consumption is typically less than 2mW to conserve power when the converter is not being used. Power consumption during shut-down is not affected by the clock frequency, or by whether there is a clock signal present. The data in the pipeline is corrupted while in the power down mode. The ADC16061 should be reset and calibrated upon returning to normal operation after a power down.

3.0 OUTPUTS

The ADC16061 has four analog outputs: V_{REF}^{+} OUT, V_{REF}^{-} OUT, V_{REF}^{-} (MID) and V_{CM} . There are 17 digital outputs: \overline{EOC} (End of Conversion) and 16 Data Output pins.

- **3.1 The reference output voltages** are made available only for the purpose of bypassing with capacitors. These pins should not be loaded with more than 10 μ A DC. These output voltages are described in Section 1.3
- **3.2 The EOC output** goes low to indicate the presence of valid data at the output data lines. Valid data is present the entire time that this signal is low, except during reset. Corrupt or irrelevant data may appear at the data outputs when the RESET pin or the CAL pin is high.
- **3.3 The Data Outputs** are TTL/CMOS compatible. The output data format is two's complement. Valid data is present at these outputs while the \overline{EOC} pin is low. While the t_{EOCL} time and the t_{DATA_VALID} time provide information about output timing, a simple way to capture a valid output is to latch the data on the rising edge of the CLOCK (pin 10).

Also helpful in minimizing noise due to output switching is to minimize the load currents at the digital outputs. This can be done by connecting buffers between the ADC outputs and any other circuitry. Only one input should be connected to each output pin. Additionally, inserting series resistors of 47 or 56 Ohms at the digital outputs, close to the ADC pins, will isolate the outputs from other circuitry and limit output currents. (See *Figure 6*).

4.0 POWER SUPPLY CONSIDERATIONS

Each power supply pin should be bypassed with a parallel combination of a 10 μ F capacitor and a 0.1 μ F ceramic chip capacitor. The chip capacitors should be within ½ centimeter of the power pins. Leadless chip capacitors are preferred because they provide low lead inductance.

While a single 5V source is used for the analog and digital supplies of the ADC16061, these supply pins should be well isolated from each other to prevent any digital noise from being coupled to the analog power pins. Supply isolation with ferrite beads is shown in *Figure 6* and *Figure 8*.

As is the case with all high-speed converters, the ADC16061 is sensitive to power supply noise. Accordingly, the noise on the analog supply pin should be kept below 15 mV_{P-P} .

No pin should ever have a voltage on it that is in excess of the supply voltages, not even during power up or power down

The V_D I/O provides power for the output drivers and may be operated from a supply in the range of 2.7V to the V_D supply (nominal 5V). This can simplify interfacing to 3.0 Volt devices and systems. Powering V_D I/O from 3 Volts will also reduce power consumption and noise generation due to output switching. DO NOT operate the V_D I/O at a voltage higher than V_D or V_A .




FIGURE 6. Simple application circuit with single-ended to differential buffer.




FIGURE 7. Differential drive circuit of *Figure 6*. Lower offset can be realized by using 0.1% resistors in place of the 1% resistors.




FIGURE 8. Driving the signal inputs with a transformer.

5.0 LAYOUT AND GROUNDING

Proper routing of all signals and proper ground techniques are essential to ensure accurate conversion. Separate analog and digital ground planes may be used if adequate care is taken with signal routing, but may result in EMI/RFI. A single ground plane with proper component placement with yield good results while minimizing EMI/RFI.

Analog and digital ground current paths should not coincide with each other as the common impedance will cause digital noise to be added to analog signals. Accordingly, traces carrying digital signals should be kept as far away from traces carrying analog signals as possible. Power should be routed with traces rather than the use of a power plane. The analog and digital power traces should be kept well away

from each other. All power to the ADC16061 should be considered analog. The DGND I/O pin should be considered a digital ground and not be connected to the ground plane in close proximity with the other ground pins of the ADC16061

The ground return for the digital supply (DGND I/O) carries the ground current for the output drivers and is isolated on the die from the other ground pins. The DGND I/O current can exhibit high transients that could add noise to the conversion process. To prevent this from happening, the DGND I/O pin should **NOT** be connected in close proximity to any of the ADC16061's other ground pins.

Capacitive coupling between the typically noisy digital ground plane and the sensitive analog circuitry can lead to poor performance that may seem impossible to isolate and

remedy. The solution is to keep the analog circuitry separated from the digital circuitry and from the digital ground plane.

Digital circuits create substantial supply and ground current transients. The logic noise thus generated could have significant impact upon system noise performance. The best logic family to use in systems with A/D converters is one which employs non-saturating transistor designs, or has low noise characteristics, such as the 74LS, 74HC(T) and 74AC(T)Q families. The worst noise generators are logic families that draw the largest supply current transients during clock or signal edges, like the 74F and the 74AC(T) families.

Since digital switching transients are composed largely of high frequency components, total ground plane copper weight will have little effect upon the logic-generated noise. This is because of the skin effect. Total surface area is more important than is total ground plane volume.

Each bypass capacitor should be located as close to the appropriate converter pin as possible and connected to the pin and the appropriate ground plane with short traces. The analog input should be isolated from noisy signal traces to avoid coupling of spurious signals into the input. Any external component (e.g., a filter capacitor) connected between the converter's input and ground should be connected to a very clean point in the ground return.

Generally, analog and digital lines should cross each other at 90 degrees to avoid getting digital noise into the analog path. To maximize accuracy in high speed, high resolution systems, however, avoid crossing analog and digital lines altogether. It is important to keep any clock lines isolated from

ALL other lines, including other digital lines. Even the generally accepted 90 degree crossing should be avoided as even a little coupling can cause problems at high frequencies. This is because other lines can introduce phase noise (jitter) into the clock line, which can lead to degradation of SNR.


Best performance at high frequencies and at high resolution is obtained with a straight signal path. That is, the signal path through all components should form a straight line wherever possible.

Be especially careful with the layout of inductors. Mutual inductance can change the characteristics of the circuit in which they are used. Inductors should not be placed side by side, not even with just a small part of their bodies beside each other.

The analog input should be isolated from noisy signal traces to avoid coupling of spurious signals into the input. Any external component (e.g., a filter capacitor) connected between the converter's input and ground should be connected to a very clean point in the ground plane. We recommend the use of a single ground plane. That is, do not split the analog and digital ground planes. Rather, use a split power plane.

Figure 9 gives an example of a suitable layout. All analog circuitry (input amplifiers, filters, reference components, etc.) and interconnections should be placed in an area reserved for analog circuitry. All digital circuitry and I/O lines should be placed in an area reserved for digital circuitry. Violating these rules can result in digital noise getting into the analog circuitry, which will degrade accuracy and dynamic performance (THD, SNR, SINAD).

All ground connections should have a low inductance path to ground.



10088923

FIGURE 9. Example at a suitable layout.

6.0 DYNAMIC PERFORMANCE

To achieve the best dynamic performance with the ADC16061, the clock source driving the CLK input must be free of jitter. For best a.c. performance, isolate the ADC clock from any digital circuitry with buffers, as with the clock tree shown in *Figure 10*.

As mentioned in section 5.0, it is good practice to keep the ADC clock line as short as possible and to keep it well away from any other signals. Other signals can introduce phase noise (jitter) into the clock signal, which can lead to increased distortion. Even lines with 90° crossings have capacitive coupling, so try to avoid even these 90° crossings of the clock line.




FIGURE 10. Isolating the ADC clock from other circuitry with a clock tree.

7.0 COMMON APPLICATION PITFALLS

Driving the inputs (analog or digital) beyond the power supply rails. For proper operation, all inputs should not go more than 100 mV beyond the supply rails (more than 100 mV below the ground pins or 100 mV above the supply pins). Exceeding these limits on even a transient basis may cause

faulty or erratic operation. It is not uncommon for high speed digital circuits (e.g., 74F and 74AC devices) to exhibit undershoot that goes more than a volt below ground. A resistor of about 50 to 100Ω in series with the offending digital input will eliminate the problem.

Do not allow input voltages to exceed the supply voltage during power up.

Be careful not to overdrive the inputs of the ADC16061 with a device that is powered from supplies outside the range of the ADC16061 supply. Such practice may lead to conversion inaccuracies and even to device damage.

Attempting to drive a high capacitance digital data bus. The more capacitance the output drivers must charge for each conversion, the more instantaneous digital current flows through V_D I/O and DGND I/O. These large charging current spikes can couple into the analog circuitry of the ADC16061, degrading dynamic performance. Adequate bypassing and maintaining separate analog and digital ground planes will reduce this problem. The digital data outputs should be buffered (with 74ACQ541, for example). Dynamic performance can also be improved by adding series resistors at each digital output, close to the ADC16061, which reduces the energy coupled back into the converter output pins by limiting the output current. A reasonable value for these resistors is 100Ω .

Using an inadequate amplifier to drive the analog input. As explained in Section 1.3, the capacitance seen at the

input alternates between 12 pF and 28 pF, depending upon the phase of the clock. This dynamic load is more difficult to drive than is a fixed capacitance.

If the amplifier exhibits overshoot, ringing, or any evidence of instability, even at a very low level, it will degrade performance. Amplifiers that have been used successfully to drive the analog inputs of the ADC16061 include the LMH6550, LM6152, LM6154, LM6181 and the LM6182. A small series resistor at each amplifier output and a capacitor across the analog inputs (as shown in *Figure 7*) will improve performance.

Operating with the reference pins outside of the specified range. As mentioned in section 1.2, V_{REF} should be in the range of

$$1.8V \le V_{REF} \le 2.2V$$


with V_{REF^-} $_{\text{IN}} \le$ 1.0V. Operating outside of these limits could lead to excessive distortion or noise.

Using a clock source with excessive jitter, using an excessively long clock signal trace, or having other signals coupled to the clock signal trace. This will cause the sampling interval to vary, causing excessive output noise and a reduction in SNR performance.

Connecting pins marked "NC" to any potential. Some of these pins are used for factory testing. They should all be left floating. Connecting them to ground, power supply, or some other voltage could result in a non-functional device.

Physical Dimensions inches (millimeters)

unless otherwise noted



VEG52A (Rev B)

52-Lead Thin Quad Flat Pack Ordering Number ADC16061CCVT NS Package Number VEG52A

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

For the most current product information visit us at www.national.com.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

BANNED SUBSTANCE COMPLIANCE

National Semiconductor follows the provisions of the Product Stewardship Guide for Customers (CSP-9-111C2) and Banned Substances and Materials of Interest Specification (CSP-9-111S2) for regulatory environmental compliance. Details may be found at: www.national.com/quality/green.

Lead free products are RoHS compliant.



National Semiconductor Americas Customer Support Center

Email: new.feedback@nsc.com Tel: 1-800-272-9959

www.national.com

National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530 85 86

Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560