

Understanding FLEX 8000 Timing

May 1999, ver. 3

Application Note 76

Introduction	simulation the worst propagati with the t paramete	evices provide predictable performance that is consistent from n to application. Before configuring a device, you can determine -case timing delays for any design. You can calculate on delays either with the MAX+PLUS [®] II Timing Analyzer or iming models given in this application note and the timing rs listed in the <i>FLEX 8000 Programmable Logic Device Family Data</i> his data book.
	1	For the most precise timing results, you should use the MAX+PLUS II Timing Analyzer, which accounts for the effects of secondary factors such as placement and fan-out.
	paramete	ication note defines device internal and external timing rs, and illustrates the timing model for the FLEX® 8000 g FLEX 8000A) device family.
	assumed. <i>Sheet</i> for a	y with the FLEX 8000 architecture and characteristics is Refer to the <i>FLEX 8000 Programmable Logic Device Family Data</i> a complete description of the FLEX 8000 architecture and for ming parameter values.
Internal Timing Parameters	elements measured type. The	g delays contributed by individual FLEX 8000 architectural are called internal timing parameters, which cannot be explicitly. All internal timing parameters are shown in italic following list defines the internal timing parameters for the 0 device family.
	l/O Elem	ent Timing Parameters
	The following list defines the I/O element (IOE) timing parameters for the FLEX 8000 device family.	
	t _{IN}	I/O input pad and buffer delay. The time required for a signal on an I/O pin, used as an input, to reach a row or column channel of the FastTrack [®] Interconnect.
	t _{IOD}	Output data delay. The delay incurred by a signal routed from the FastTrack Interconnect to an IOE.
	t _{IOC}	IOE control delay. The delay for a signal used to control the I/O register's clock or clear inputs.

t _{IOE}	IOE output enable delay. The delay for a signal used to control the output enable of the IOE's tri-state buffer.
t _{IOCO}	I/O register clock-to-output delay. The delay from the rising edge of the I/O register's clock to the time the data appears at the register output.
t _{IOCOMB}	I/O register bypass delay. The delay for a combinatorial signal to bypass the I/O register.
t _{IOSU}	I/O register setup time for data and enable signals before clock. The time required for a signal to be stable at the I/O register's data and enable inputs before the register clock's rising edge. This parameter ensures that the register correctly stores the input data.
t _{IOH}	I/O register hold time for data and enable signals after clock. The time required for a signal to be stable at the I/O register's data and enable inputs after the register clock's rising edge. This parameter ensures that the register correctly stores the input data.
t _{IOCLR}	I/O register clear delay. The delay from the time the I/O register's asynchronous clear input is asserted to the time the register output stabilizes at a logic low.
t _{OD1}	Output buffer and pad delay with the slow slew rate logic option turned off and V_{CCIO} = 5.0 V.
t _{OD2}	Output buffer and pad delay with the slow slew rate logic option turned off and V_{CCIO} = 3.3 V.
t _{OD3}	Output buffer and pad delay with the slow slew rate logic option turned on and $V_{CCIO} = 5.0$ V or 3.3 V.
t_{XZ}	Output buffer disable delay. The delay required for high impedance to appear at the output pin after the tri-state buffer's enable control is disabled.
t_{ZX1}	Output buffer enable delay with the slow slew rate logic option turned off and $V_{CCIO} = 5.0$ V. The delay required for the output signal to appear at the output pin after the tri-state buffer's enable control is enabled.
t _{ZX2}	Output buffer enable delay with the slow slew rate logic option turned off and $V_{CCIO} = 3.3$ V. The delay required for the output signal to appear at the output pin after the tri-state buffer's enable control is enabled.

 t_{ZX3} Output buffer enable delay with the slow slew rate logic option turned on and V_{CCIO} = 5.0 V or 3.3 V. The delay required for the output signal to appear at the output pin after the tri-state buffer's enable control is enabled.

Interconnect Timing Parameters

The following list defines the interconnect timing parameters for the FLEX 8000 device family.

- t_{DIN_D} Dedicated input data delay. The time required for a signal (used as a data input) to reach a logic element (LE) from a dedicated input pin. The t_{DIN_D} delay is a function of fan-out and the distance between the source pin and destination LEs. The value shown in the *FLEX 8000 Programmable Logic Device Family Data Sheet* is the longest delay possible for a pin with a fan-out of four LEs. However, the value generated by the MAX+PLUS II Timing Analyzer is more accurate because it includes considerations of the fan-out and the relative locations of the source pin and destination LEs of the design.
- $t_{DIN_{-}C}$ Dedicated input control delay. The delay of a signal coming from a dedicated input pin that is used as an LE register control. These signals include the clock, clear, and preset inputs to the LE register.
- t_{DIN_IO} Dedicated input I/O control delay. The delay of a signal from a dedicated input pin that is used as an IOE register control. These signals include the clock and clear inputs to the IOE register and the output enable control of the IOE's tri-state buffer.
- t_{COL} FastTrack Interconnect column delay. The delay incurred by a signal that requires routing through a column channel in the FastTrack Interconnect.
- t_{ROW} FastTrack Interconnect row delay. The delay incurred by a
signal that requires routing through a row channel in the
FastTrack Interconnect. The t_{ROW} delay is a function of
fan-out and the distance between the source and destination
LEs. The value shown in the *FLEX 8000 Programmable Logic*
Device Family Data Sheet is the longest delay possible for an
LE with a fan-out of four LEs. However, the value generated
by the MAX+PLUS II Timing Analyzer is more accurate
because it includes considerations of the fan-out and the
relative locations of the source and destination LEs of the
design.

t _{LOCAL}	Local interconnect delay. The delay incurred by a signal entering a logic array block (LAB) or routed between LEs in the same LAB.
t _{LABCARRY}	Carry chain delay to the next LAB. The delay incurred by a carry-out signal that carries into the next LAB in the row.
t _{LABCASC}	Cascade chain delay to the next LAB. The delay incurred by a cascade-out signal that cascades into the next LAB in the row.

Logic Element Timing Parameters

The following list defines the LE timing parameters for the FLEX 8000 device family.


t _{LUT}	Look-up table (LUT) delay. The delay incurred by generating an LUT output from an LAB local interconnect signal.
t _{RLUT}	LUT using LE feedback delay. The time required for the output of an LE register to be fed back and used to generate the LUT output in the same LE. This parameter is used in one of the LE counter modes.
t _{CLUT}	Carry chain LUT delay. The delay incurred by a carry chain signal that is used to generate the LUT output.
t _{CGEN}	Carry-out generation delay. The delay incurred by generating a carry-out signal from an LAB local interconnect signal.
t _{CGENR}	Carry-out generation using LE feedback delay. The time required for the output of an LE register to be fed back and used to generate the carry-out signal in the same LE.
t _{CICO}	Carry-in to carry-out delay. The delay incurred by generating a carry-out signal that uses the carry-in signal from the previous LE.
t _C	Register control delay. The time required for a signal to be routed to the clock, preset, or clear input of an LE register.
t _{GATE}	Cascade gate delay. The time required for a signal to pass through the cascade-generating AND gate in the LE. This delay is incurred whether or not the cascade output is used.

t _{CASC}	Cascade chain delay. The time required for a cascade-out signal to be routed to the next LE in the same LAB. This delay, along with $t_{LABCASC}$, is also used to calculate the delay for a cascade-out signal to be routed to an LE in the next LAB in the row.
t _{CO}	LE clock-to-output delay. The delay from the rising edge of the LE register's clock to the time the data appears at the register output.
t _{COMB}	Combinatorial output delay. The time required for a combinatorial signal to bypass the LE register and become the output of the LE.
t _{SU}	LE register setup time for data and enable signals before clock. The minimum time a signal is required to be stable at the LE register's data and enable inputs before the register clock's rising edge. This parameter ensures that the register correctly stores the input data.
t _H	LE register hold time for data and enable signals after clock. The minimum time a signal is required to be stable at the LE register's data and enable inputs after the register clock's rising edge. This parameter ensures that the register correctly stores the input data.
t _{PRE}	LE register preset delay. The delay from the assertion of the LE register's asynchronous preset input to the time the register output stabilizes at a logic high.
t _{CLR}	LE register clear delay. The delay from the assertion of the LE register's asynchronous clear input to the time the register output stabilizes at a logic low.
t _{CH}	Minimum LE register clock-high time. The minimum time the LE register's clock input must remain at a stable logic high state before the falling edge of the clock.
t _{CL}	Minimum LE register clock-low time. The minimum time the LE register's clock input must remain at a stable logic low state before the rising edge of the clock.

External Timing Parameters External timing parameters represent actual pin-to-pin timing characteristics. Each external timing parameter consists of a combination of internal delay elements. They are worst-case values, derived from extensive performance measurements and are ensured by device testing or characterization. For example, **t**_{DRR} is the AC operating specification. All external timing parameters are shown in bold type. Other external timing parameters can be estimated by using the timing model in Figure 2.

- t_{DRR} Register-to-register delay. The time required for the signal from one register to pass through four LEs via three row interconnects and four local interconnects to reach the D input of a second register. The test circuit used for this parameter is a register with an output that goes through three LCELL primitives in two different LABs; the last LCELL feeds another register in another LAB. Figure 1 shows this path. The test circuit file is available from Altera Applications.
- t_{ODH} Output data hold time after clock. The minimum time a registered output pin will remain at its previous value after a rising edge is applied to the clock input pin. This parameter applies to global and non-global clocking, and for logic element and I/O element registers.


Figure 1. Path for t_{DRR} Circuit for 21-Column FLEX 8000 Devices



FLEX 8000 Timing Model

Timing models are simplified block diagrams that illustrate the propagation delays through Altera devices. Logic can be implemented on different paths. You can trace the actual paths used in your FLEX 8000 device by examining the equations listed in the MAX+PLUS II Report File (.**rpt**) for the project. You can then add up the appropriate internal timing parameters to calculate the approximate propagation delays through the FLEX 8000 device. However, the MAX+PLUS II Timing Analyzer provides the most accurate timing information. Figure 2 shows the timing model for FLEX 8000 devices.







Calculating Timing Delays

You can calculate approximate pin-to-pin timing delays for FLEX 8000 devices with the timing model shown in Figure 2 and the internal timing parameters in the *FLEX 8000 Programmable Logic Device Family Data Sheet* in this data book. Each timing delay is calculated from a combination of internal timing parameters. Figure 3 shows the FLEX 8000 device family LE timing delays. To calculate the delay for a signal that follows a different path through the FLEX 8000 device, refer to the FLEX 8000 timing model to determine which internal timing delays to add together.

Figure 3. Logic Element Timing Delays (Part 1 of 4)




From Dedicated Inputs:



- $\mathbf{t_1} = t_{DIN_D} + t_{LOCAL} + t_{LUT} + t_{GATE} + t_{COMB} + t_{COL} + t_{IOD} + t_{IOCOMB} + t_{OD1}$
- $\mathbf{t_2} = t_{DIN_D} + t_{LOCAL} + t_{LUT} + t_{GATE} + t_{COMB} + t_{ROW} + t_{IOD} + t_{IOCOMB} + t_{OD1}$

Figure 3. Logic Element Timing Delays (Part 2 of 4)



Row I/O




 $\mathbf{t_{XZ}}, \mathbf{t_{ZX}} = t_{IN} + t_{ROW} + t_{IOE} + (t_{XZ} \text{ or } t_{ZX1})$

Figure 3. Logic Element Timing Delays (Part 3 of 4)

LE Register Clear & Preset Time

From Row I/O Inputs to Row or Column Outputs:



$$\mathbf{t_{CLR}} = t_{IN} + t_{ROW} + t_{LOCAL} + t_C + t_{CLR} + (t_{ROW} \text{ or } t_{COL}) + t_{IOD} + t_{IOCOMB} + t_{ODR}$$


 $\mathbf{t}_{\mathsf{PRE}} = t_{\mathsf{IN}} + t_{\mathsf{ROW}} + t_{\mathsf{LOCAL}} + t_{\mathsf{C}} + t_{\mathsf{PRE}} + (t_{\mathsf{ROW}} \text{ or } t_{\mathsf{COL}}) + t_{\mathsf{IOD}} + t_{\mathsf{IOCOMB}} + t_{\mathsf{OD1}}$

From Dedicated Inputs to Row or Column Outputs:




t_{PRE}

Dedicated Input



- $\mathbf{t_{CLR}} = t_{DIN_C} + t_C + t_{CLR} + (t_{ROW} \text{ or } t_{COL}) + t_{IOD} + t_{IOCOMB} + t_{OD1}$
- $\mathbf{t}_{\mathsf{PRE}} = t_{DIN_C} + t_C + t_{PRE} + (t_{ROW} \text{ or } t_{COL}) + t_{IOD} + t_{IOCOMB} + t_{OD1}$

Setup Time from a Global Clock & Row I/O Data Input








Figure 3. Logic Element Timing Delays (Part 4 of 4)

Hold Time from a Global Clock & Row I/O Data Input




 $\mathbf{t}_{\mathbf{H}} = (t_{DIN_{C}} + t_{C}) - (t_{IN} + t_{ROW} + t_{LOCAL} + t_{LUT} + t_{GATE}) + t_{H}$

Asynchronous Setup Time from a Row I/O Clock & Row I/O Data Input




 $\mathbf{t}_{\mathsf{ASU}} = (t_{\mathsf{IN}} + t_{\mathsf{ROW}} + t_{\mathsf{LOCAL}} + t_{\mathsf{LUT}} + t_{\mathsf{GATE}}) - (t_{\mathsf{IN}} + t_{\mathsf{ROW}} + t_{\mathsf{LOCAL}} + t_{\mathsf{C}}) + t_{\mathsf{SU}}$

Asynchronous Hold Time from a Row I/O Clock & Row I/O Data Input



 $\mathbf{t}_{\mathsf{AH}} = (t_{\mathsf{IN}} + t_{\mathsf{ROW}} + t_{\mathsf{LOCAL}} + t_{\mathsf{C}}) - (t_{\mathsf{IN}} + t_{\mathsf{ROW}} + t_{\mathsf{LOCAL}} + t_{\mathsf{LUT}} + t_{\mathsf{GATE}}) + t_{\mathsf{H}}$

Clock-to-Output Delay from a Global Clock to Any Output



 $\mathbf{t_{CO}} = t_{DIN_C} + t_C + t_{CO} + (t_{ROW} \text{ or } t_{COL}) + t_{IOD} + t_{IOCOMB} + t_{OD1}$

Clock-to-Output Delay from a Row I/O Clock to Any Output






Figure 4 shows the FLEX 8000 device family I/O element timing delays. To calculate the delay for a signal that follows a different path through the FLEX 8000 device, refer to the FLEX 8000 timing model to determine which internal timing parameters to add together.



I/O Element Clear Time

From Row I/O Inputs:



 $\mathbf{t_{CLR}} = t_{IN} + t_{ROW} + t_{IOC} + t_{IOCLR} + t_{OD1}$

From Dedicated Inputs:



 $\mathbf{t_{CLR}} = t_{DIN_IO} + t_{IOC} + t_{IOCLR} + t_{OD1}$

Setup Time from a Global Clock & Any I/O Data Input



 $\mathbf{t}_{\mathsf{SU}} = t_{IN} - (t_{DIN_IO} + t_{IOC}) + t_{IOSU}$

Hold Time from a Global Clock & Any I/O Data Input



 $\mathbf{t}_{\mathbf{H}} = (t_{DIN_IO} + t_{IOC}) - t_{IN} + t_{IOH}$


Figure 4. I/O Element Timing Delays (Part 2 of 2)

Clock-to-Output Delay from a Global Clock to Any Output



 $\mathbf{t_{CO}} = t_{DIN_IO} + t_{IOC} + t_{IOCO} + t_{OD1}$

Clock-to-Output Delay from a Row I/O Clock to Any Output



Timing Model vs. MAX+PLUS II Timing Analyzer

Hand calculations based on the timing model provide a good estimate of a design's performance. However, the MAX+PLUS II Timing Analyzer always provides the most accurate information on the performance of a design, because it takes into account three secondary factors that influence the t_{ROW} and t_{DIN} parameters:

- Fan-out for each signal in the delay path
- Positions of other loads relative to the source and destination
- Distance between signal source and destination


Fan-Out

The more loads a signal has to drive, the longer the delay across t_{ROW} and t_{DIN_D} . These delays are functions of the number of LABs that a signal source has to drive as well as of the number of LEs in the LAB that use the signal. The number of LABs that a signal drives has a greater effect on the delay than the number of cells in the LAB that use the signal.

Load Distribution

The load distribution relative to the source and destination also affects the t_{ROW} and t_{DIN_D} delays. Consider a signal s1 that feeds destination d1 and logic elements y[4..1]. If y[4..1] are in different LABs, s1 has four additional loads. However, if the LEs are all in the same LAB, s1 has four shorter-delay loads. Therefore, the row interconnect delay from s1 to d1 is greater when each load y[4..1] is in a different LAB. Figure 5 illustrates the change in the t_{ROW} and t_{DIN_D} delays caused by variations in the position of d1 and the distribution of y[4..1].

Figure 5. Delay from s1 to d1 as a Function of Relative Position & Load Distribution



Distance


The distance between the source and destination LEs also affects the t_{ROW} and t_{DIN_D} parameters. For example, if s1 drives an LE in the same row, the delay from s1 to the LE increases as the distance from s1 to the LE increases.

Examples

The following examples show how to use internal timing parameters to estimate the delays for real applications.

Example 1: 4-Bit Equality Comparator with a Cascade Chain


You can analyze the timing delays for circuits that have been subjected to minimization and logic synthesis. The synthesized equations are available in your project's MAX+PLUS II Report File (**.rpt**). These equations are structured so that you can quickly determine the logic implementation of any signal. For example, Figure 6 shows a 4-bit equality comparator.




The MAX+PLUS II Report File for the circuit shown in Figure 6 gives the equations for eq, the output of the comparator:

```
_LC2_B1;
eq
        =
LC2 B1 =
          LCELL( _EQ002C);
_{EQ002C} =
           _EQ002 & CASCADE( _EQ001C);
           a2 & a3 & b2 & b3
EQ002 =
           # a2 & !a3 & b2 & !b3
           # !a2 & a3 & !b2 & b3
           # !a2 & !a3 & !b2 & !b3;
_LC1_B1 =
          LCELL( _EQ001C);
EQ001C =
           EQ001;
EQ001
        =
           a0 & a1 & b0 & b1
           # a0 & !a1 & b0 & !b1
           # !a0 & a1 & !b0 & b1
           # !a0 & !a1 & !b0 & !b1;
```

Figure 7 shows a synthesized 4-bit equality comparator.





The output pin eq is the output of the second LE of a cascade chain. The LUT of _LC1_B1 implements the comparison of the first two bits. The comparison of the second two bits is implemented in the LUT of _LC2_B1. The outputs of these two LUTs are then cascaded together to form the output of _LC2_B1.

If a2 and eq are both row I/O pins, the timing delay from a2 to eq can be estimated by adding the following parameters:

 $t_{IN} + t_{ROW} + t_{LOCAL} + t_{LUT} + t_{GATE} + t_{COMB} + t_{ROW} + t_{IOD} + t_{IOCOMB} + t_{OD1}$


If a0 is a row I/O pin, the timing delay from a0 to eq can be estimated by adding the following parameters:

 $t_{IN} + t_{ROW} + t_{LOCAL} + t_{LUT} + t_{GATE} + t_{CASC} + t_{GATE} + t_{COMB} + t_{ROW} + t_{IOD} + t_{IOCOMB} + t_{OD1}$

Example 2: 3-Bit Adder Using a Carry Chain

FLEX 8000 devices have specialized resources that implement complex arithmetic functions. For instance, adders and counters require a carry function to determine whether or not to increment the next significant bit. The FLEX 8000 architecture has a built-in carry chain that performs this function. This example explains how to estimate the delay for a 3-bit adder that uses a carry chain (see Figure 8).

Figure 8. 3-Bit Adder Implemented with a Carry Chain



The MAX+PLUS II Report File contains the following equations for the 3-bit adder in Figure 8:

cout	= _LC5_B1;
sum0	= _LC2_B1;
suml	= _LC3_B1;
sum2	= _LC4_B1;
_LC2_B1	= LCELL(_EQ001);
_EQ001	= !a0 & b0
	# a0 & !b0;
_LC2_B1_CARRY	= CARRY(_EQ002);
_EQ002	= a0 & b0;
_LC3_B1	= LCELL(_EQ003);
_EQ003	= a1 & !b1 & !_LC2_B1_CARRY
	# !a1 & !b1 & _LC2_B1_CARRY
	# a1 & b1 & _LC2_B1_CARRY
	# !a1 & b1 & !_LC2_B1_CARRY;
_LC3_B1_CARRY	= CARRY(_EQ004);
_LC3_B1_CARRY _EQ004	= CARRY(_EQ004); = a1 & _LC2_B1_CARRY
	= a1 & _LC2_B1_CARRY
EQ004	= al & _LC2_B1_CARRY # al & bl
EQ004	= al & _LC2_B1_CARRY # al & b1 # bl & _LC2_B1_CARRY;
_EQ004	<pre>= al & _LC2_B1_CARRY # al & b1 # bl & _LC2_B1_CARRY; = LCELL(_EQ005);</pre>
_EQ004	<pre>= al & _LC2_B1_CARRY # al & b1 # bl & _LC2_B1_CARRY; = LCELL(_EQ005); = a2 & !b2 & !_LC3_B1_CARRY</pre>
_EQ004	<pre>= a1 & _LC2_B1_CARRY # a1 & b1 # b1 & _LC2_B1_CARRY; = LCELL(_EQ005); = a2 & !b2 & !_LC3_B1_CARRY # !a2 & !b2 & _LC3_B1_CARRY</pre>
_EQ004 _LC4_B1 _EQ005	<pre>= al & _LC2_B1_CARRY # al & bl # bl & _LC2_B1_CARRY; = LCELL(_EQ005); = a2 & !b2 & !_LC3_B1_CARRY # !a2 & !b2 & _LC3_B1_CARRY # a2 & b2 & _LC3_B1_CARRY</pre>
_EQ004 _LC4_B1 _EQ005 _LC5_B1	<pre>= al & _LC2_B1_CARRY # al & bl # bl & _LC2_B1_CARRY; = LCELL(_EQ005); = a2 & !b2 & !_LC3_B1_CARRY # !a2 & !b2 & _LC3_B1_CARRY # a2 & b2 & _LC3_B1_CARRY; # !a2 & b2 & !_LC3_B1_CARRY;</pre>
_EQ004 _LC4_B1 _EQ005 _LC5_B1	<pre>= al & _LC2_Bl_CARRY # al & bl # bl & _LC2_Bl_CARRY; = LCELL(_EQ005); = a2 & !b2 & !_LC3_Bl_CARRY # !a2 & !b2 & _LC3_Bl_CARRY # a2 & b2 & _LC3_Bl_CARRY # !a2 & b2 & _LC3_Bl_CARRY; = LCELL(_LC4_Bl_CARRY); = CARRY(_EQ006);</pre>
_EQ004 _LC4_B1 _EQ005 _LC5_B1 _LC4_B1_CARRY	<pre>= al & _LC2_Bl_CARRY # al & bl # bl & _LC2_Bl_CARRY; = LCELL(_EQ005); = a2 & !b2 & !_LC3_Bl_CARRY # !a2 & !b2 & _LC3_Bl_CARRY # a2 & b2 & _LC3_Bl_CARRY # !a2 & b2 & _LC3_Bl_CARRY; = LCELL(_LC4_Bl_CARRY); = CARRY(_EQ006);</pre>




Figure 9 shows a synthesized 3-bit adder.

In Figure 9, LE _LC2_B1 generates sum0 and a carry-out signal (_LC2_B1_CARRY) that feeds the carry-in of _LC3_B1_LC3_B1 generates sum1 and a carry-out signal (_LC3_B1_CARRY) that feeds the carry-in of _LC4_B1._LC4_B1 generates sum2 and cout using a2, b2, and _LC3_B1_CARRY. The cout signal must pass through _LC5_B1 because a carry buffer cannot directly feed a pin.

If a0 and sum1 are row I/O pins, the timing delay from a0 to sum1 can be estimated by adding the following microparameters:

 $t_{IN} + t_{ROW} + t_{LOCAL} + t_{CGEN} + t_{CICO} + t_{CLUT} + t_{GATE} + t_{COMB} + t_{ROW} + t_{IOD} + t_{IOCOMB} + t_{ODI}$

If a0 and cout are row I/O pins, the timing delay from a0 to cout can be estimated by adding the following microparameters:

 $t_{IN} + t_{ROW} + t_{LOCAL} + t_{CGEN} + t_{CICO} + t_{CICO} + t_{CLUT} + t_{GATE} + t_{COMB} + t_{ROW} + t_{IOD} + t_{IOCOMB} + t_{ODI}$

Conclusion

The FLEX 8000 device architecture has predictable internal timing delays that can be estimated based on signal synthesis and placement. The MAX+PLUS II Timing Analyzer provides the most accurate timing information. However, you can also use the FLEX 8000 timing model shown in Figure 2, along with the timing parameters listed in the *FLEX 8000 Programmable Logic Device Family Data Sheet* in this data book, to estimate a design's performance before compilation. Both methods enable you to accurately predict your design's in-system timing performance.

Copyright © 1995, 1996, 1997, 1998, 1999 Altera Corporation, 101 Innovation Drive, San Jose, CA 95134, USA, all rights reserved.

By accessing this information, you agree to be bound by the terms of Altera's Legal Notice.