

November 2000

Application Notes

- AN 41 PCI Bus Applications in Altera Devices
- AN 42 Metastability in Altera Devices
- AN 51 Using Programmable Logic for Gate Array Designs
- AN 71 Guidelines for Handling J-Lead & QFP Devices
- AN 73 Implementing FIR Filters in FLEX Devices
- AN 74 Evaluating Power for Altera Devices
- AN 81 Reflow Soldering Guidelines for Surface-Mount Devices
- AN 92 Understanding FLEX 6000 Timing
- AN 116 Configuring APEX 20K, FLEX 10K & FLEX 6000 Devices

Data Sheets

- Altera Device Package Information Data Sheet
- Altera Programming Hardware Data Sheet
- BitBlaster Serial Download Cable Data Sheet
- ByteBlaster Parallel Port Download Cable Data Sheet
- ByteBlasterMV Parallel Port Download Cable Data Sheet
- Configuration Devices for APEX & FLEX Devices Data Sheet
- Configuration Elements Data Sheet
- FLEX 6000 Programmable Logic Device Family Data Sheet
- MasterBlaster Serial/USB Communications Data Sheet
- Operating Requirements for Altera Devices Data Sheet

General Information

Introduction (to the Altera *1999 Data Book*)

Ordering Information

Catalogs

Intellectual Property Catalog

LPM Quick Reference Guide

Product Information Bulletins

PIB 23 Digital Signal Processing in FLEX Devices

Selector Guides

Component Selector Guide

Technical Briefs

TB 3 FLEX Devices as Alternatives to ASSPs & ASICs

TB 4 Using FLEX Devices as DSP Coprocessors

TB 8 Implementing Multirate Filters in FLEX Devices

TB 24 The Advantages of LPM