



November 2000

Application Notes

- AN 84 Implementing fft with On-Chip RAM in FLEX 10K Devices
- AN 86 Implementing the pci_a Master/Target in FLEX 10K Devices
- AN 101 Improving Performance in FLEX 10K Devices with the Synplify Software
- AN 102 Improving Performance in FLEX 10K Devices with Leonardo Spectrum Software
- AN 118 Scripting with Tcl in the Quartus Software
- AN 123 Using Timing Analysis in the Quartus Software

Brochures

Quartus Brochure

Catalogs

Intellectual Property Catalog
LPM Quick Reference Guide

Data Sheets

- a16450 Universal Asynchronous Receiver/Transmitter Data Sheet
- a6402 Universal Asynchronous Receiver/Transmitter Data Sheet
- a6850 Asynchronous Communications Interface Adapter Data Sheet
- a8237 Programmable DMA Controller Data Sheet
- a8251 Programmable Communications Interface Data Sheet
- a8255 Programmable Peripheral Interface Adapter Data Sheet
- a8259 Programmable Interrupt Controller Data Sheet
- Altera Programming Hardware Data Sheet
- BitBlaster Serial Download Cable Data Sheet
- ByteBlaster Parallel Port Download Cable Data Sheet
- ByteBlasterMV Parallel Port Download Cable Data Sheet
- crc MegaCore Function Parameterized CRC Generator/Checker Data Sheet
- Excalibur Development Kit with Nios Embedded Processor Data Sheet

Tools Contents

fft Fast Fourier Transform Data Sheet

FLEX 10KE PCI Development Board Data Sheet

FLEX 10K PCI Prototype Board Data Sheet

MasterBlaster Serial/USB Communications Data Sheet

MAX+PLUS II Programmable Logic Development System & Software Data Sheet

Nios Soft Core Embedded Processor Data Sheet

PCI Master/Target MegaCore Function with DMA Data Sheet

pci_b PCI Master/Target MegaCore Function Data Sheet

pcit1 PCI Target MegaCore Function Data Sheet

Quartus Programmable Logic Development System & Software Data Sheet

RGB2YCrCb & YCrCb2RGB Color Space Converters Data Sheet

SignalTap Embedded Logic Analyzer Megafunction Data Sheet

General Information

BASELINE & E+MAX Installation Instructions

EDA Software Support

E+MAX Overview

In-Circuit Test Vendor Support

Introduction (to the *1999 Data Book*)

MAX+PLUS II BASELINE Overview

MAX+PLUS II Version 10.0 README File

Ordering Information

Selector Guides

Development Tools Selector Guide

Intellectual Property Selector Guide

Megafunctions Selector Guide

Solution Briefs

SB 12 Fast Fourier Transform MegaCore Function

SB 20 PCI Bus Master/Target MegaCore Function

SB 21 a8259 Programmable Interrupt Controller MegaCore Function

SB 23 Microperipheral MegaCore Library

SB 27 RGB2YCrCb & YCrCb2RGB Color Space Converter MegaCore Functions

- SB 30 crc MegaCore Function Parameterized CRC Generator/Checker
- SB 46 FLEX PCI Development Kit
- SB 47 System-on-a-Programmable-Chip (SOPC) Development Board

Technical Briefs

- TB 25 Using the OpenCore Evaluation Feature
- TB 30 Authorization Codes Now Via the WWW
- TB 36 Timing-Driven Compilation Improvements in MAX+PLUS II Version 8.2
- TB 39 Using Synopsys Design Compiler & FPGA Compiler to Synthesize Designs for MAX+PLUS II Software
- TB 40 Advantages of MAX+PLUS II Fitting
- TB 42 Using Synopsys FPGA Express Software to Synthesize Designs for MAX+PLUS II Software
- TB 43 Using the MAX+PLUS II Software with Exemplar Logic Leonardo Software
- TB 44 Using Synplicity Synplify Software to Synthesize Designs for MAX+PLUS II Software
- TB 45 Importing Synthesized Files from EDA Tools into the MAX+PLUS II Software for Place & Route
- TB 48 Passing Hierarchical Timing Constraints from Synopsys Tools to MAX+PLUS II Version 9.0
- TB 49 Generating Post-Route Files in the MAX+PLUS II Software for Third-Party Verification Tools
- TB 51 Advantages of Quartus Internet Integration
- TB 52 Increasing Performance Using ATOM Netlist Files
- TB 53 Comparison of Quartus Software with Xilinx Alliance Series Version 2.1i Software
- TB 54 Quartus Revision Control Software Support
- TB 59 Hierarchical Design Methodology with the Quartus Software
- TB 64 New Features of the Quartus Software Version 2000.02
- TB 67 Advanced Synthesis with LeonardoSpectrum
- TB 68 Advanced Synthesis with FPGA *Express*
- TB 69 HDL Simulation with the ModelSim–Altera Software

User Guides & Software Manuals

- FIR Compiler MegaCore Function User Guide
- Installing the Visual IP Software User Guide
- MAX+PLUS II Getting Started Manual
- pci_b & pcit1 MegaCore Function User Guide
- pci_c MegaCore Function User Guide

Tools Contents

PCI MegaCore Function User Guide

PCI-X MegaCore Function User Guide

Quartus Installation & Licensing for PCs

Quartus Installation & Licensing for UNIX Workstations

Quartus SignalTap User's Guide

Quartus Tutorial

Reed-Solomon Compiler MegaCore Function User Guide

Reed-Solomon MegaCore Function User Guide

Simulating the a6402 Model with the Visual IP Software User Guide

Simulating the a8237 Model with the Visual IP Software User Guide

Simulating the a8251 Model with the Visual IP Software User Guide

Simulating the a8259 Model with the Visual IP Software User Guide

Symbol Interleaver/De-Interleaver MegaCore Function User Guide