

June 2000, ver. 1



Features

- Simultaneous internal programmable logic device (PLD) and external (board-level) logic analysis
- 32-channel external logic analyzer
 - 166 MHz maximum sample rate (synchronous and asynchronous)
 - 1M samples per channel
 - Four-level trigger sequence
 - Trigger on event count
 - Trigger on pattern duration
 - Selectable trigger time out
- SignalTapTM embedded logic analyzer
 - Up to 128 channels of internal (PLD) logic analysis
 - Up to 2k samples per channel
 - Non-intrusive probing of internal PLD nodes
 - Signals sampled synchronously to user-specified clock
 - No design file modifications required
 - Access via a Joint Test Action Group (JTAG) port
- Cross-triggering between internal and external analyzers
- Connects to PC via serial and USB ports
- Software support
 - Integrated into Quartus[™] development environment
 - SignalTap Front Panel software provides stand-alone debugging capabilities

General Description

The Altera[®] SignalTap Plus system analyzer is a powerful system-level debugging tool that enhances the existing on-chip debugging capabilities of the SignalTap embedded logic analyzer by adding 32 channels of external logic analysis. The SignalTap Plus system analyzer simultaneously captures signals from internal PLD nodes and external, board-level nodes , showing them in a single, time-correlated display.

Functional Description

The SignalTap Plus system analyzer consists of a 32-channel, PC-hosted logic analyzer with an integrated JTAG port for PLD download and on-chip debugging via the SignalTap embedded logic analyzer. The 32 external logic analyzer channels have a 1M sample per channel acquisition buffer and can sample synchronously to a user-supplied clock, or from an internal time base, to a maximum frequency of 166 MHz.

The external analyzer provides a four-level trigger sequencer for specifying the trigger event. Each level in the sequence includes a trigger pattern with an event count and a duration filter that qualifies the trigger event. A selectable time out setting allows you to reset the trigger sequence or trigger the analyzer when a pattern does not occur within a specified period of time. A trigger output is provided to synchronize other test equipment, including the SignalTap embedded logic analyzer.

The SignalTap embedded logic analyzer provides access to signals from up to 128 internal nodes while the device is running in system at speed. Up to 2,048 samples per node are saved to internal embedded system blocks (ESBs) when the logic analyzer is triggered and streamed off-chip via the JTAG port. Optional Trigger Input and Trigger Output signals can be routed to spare I/O pins to synchronize the embedded logic analyzer with external equipment, and vice versa.

Support for the SignalTap Plus system analyzer is provided with the Quartus development environment version 2000.05 and higher. The system analyzer is also supported by the new stand-alone SignalTap Front Panel software and runs using the Windows 95, 98 and NT operating environments. Figure 1 shows the SignalTap Plus system analyzer architecture.

Figure 1. SignalTap Plus On-Chip & Off-Chip Debug Architecture



Note:

(1) Cross-trigger between internal and external analyzers.

SignalTap Front Panel Software

The SignalTap Front Panel software supports both the embedded and external logic analyzers. This new software is integrated into the Quartus development software version 2000.05 and higher to provide a complete development and debugging environment. The Front Panel software also runs as a stand-alone program under the Windows 95, 98 and NT operating environments for applications in which device design facilities are not required.

The Front Panel software provides analyzer control and data display for both internal and external logic analyzers. Trigger conditions, sample depth, and sample rates settings can be made for each analyzer. Acquired data can be time-correlated to a common clock or a common trigger point. Patterns can be used to trigger the logic analyzers and locate and/or highlight specific digital patterns in the acquired data. Figure 2 shows a typical SignalTap Front Panel software display.

Figure 2. SignalTap Front Panel Software

The Drift Vers	treat Calls Satur	and	an Boa	o I	ater 50	ter Sde			10
		-	-			Real PERSON	whet .		a
N NAME AND	line		10.148	a.	1.08		100	. 81	80
anterior .	Lance B.A.	-12	.st.	F	1017	調査問題	1	4	
(Dest)	and and	-21	.84	Ŀ	LIPIS	取款百百	-	1	
- Hand	and the second s	-91	.45	H	L391-8	設設業等	-	1.1	
Tarrah Darth	THE LOCATION	-2			1.994	教授業業	-	1	
Trines Could in	All county	-9	40.0	F	1.99-5	5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5		1.	1
Trapper Property	W Doddoord	-8	187.	-	7/04-5		-		
and the second second	The second	-8	- 84		LINE		1_	. 0.	
- Trigger Cold	1001.00	â	80	-	LIRA		1	+	
a mercery from		68	ASEAE	ж	100	00 00 00 00 00 00 00		- 84	83
take take	Garwine Per LA	- 21							
- Dest	Edentei	- 20	Dram.	10	ABBRIT	20 20 20 20 mg and and and and and and and an	. (01825	1.004
Sample Depthy	TM partplica		007.834	ы	Sata	20 2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1.		
Toppe Poster	PPI Post	- 25	9.7	-	Oets-7	0000	-	1.1	
Californ Jooknamics			836	E	Cols II		-	1.	
- 899 - H - A	Barry Colorid at		87		Date 8		1_	0	
Deep			RCH.	E	Delle-4	認知真真	-	+	
- #FE - + T	Bell OALLY H		RtJ.	Ŀ	Date 3	親親義黨	-	1	
R ette -	1000 ALMAN 1000	ORX.	312	E	Cele-2	22222	-	1	
- #F2 - H - 1 - 4	PARTICIPATION IN		301	Ŀ	Oute-1	2222	_	1.	
D01			201	1-	Onte-O	11 12 12 12 12 12 12 12 12 12 12 12 12 1	-	. 0	
1. 174	Nor Tupe		8.0	_	RAS.		1	1.00	
Elen b			8.04		CL.		-	+	
Trigger Chd	···· Artice High					ARX .		-	*
LE									

Once acquired, data can be viewed as waveforms or in a tabular list display. The tabular display list is ideal for processor trace or communications packet analysis. Signals can be grouped together as a bus and later expanded to show data for individual signals. One of several radixes may be used, including:

- Binary
- Decimal (signed and unsigned)
- Hexadecimal
- ASCII
- Analog (signed and unsigned)

Figure 3 shows a tabular display for the Front Panel software.

*		AT AS	A7	AG	AS	.44	AD	42	.6.1	,AD	A15 AB	DISDO	827-828	827	10.26	025	824	823	800	1021	0.20	0.26	829
1	9	LSR	1-1-167	15	「「	14-157	1.5	12:121	LI39-1-1	19-92	Ш	C Address	E Code	Date 7	Data 6-1	Data 5-1	Dotto 4	Dote 3-	Date 2-	Cate-1	Costa-D-	n.v4-	cs-
04																							
Ph		300	100	10		B	10	2	M	12	*	1000000	00	Ш	m	155	Ē	100	100	0	M		10
127		306	100	100		100	12	13	100	20		300000	306	12	122	122	135	151	100	100	100	E	
121		301	100	100	100	20	10	100	22	33	×	30000X	301	122	33	150	135	55	133	100		8	100
14		301	100	100		100	22	100	10	55	×	100000	101	55	55	55	33	53	100	83	100	8	23
-0107	89		1	1	1	1	T	0	0	1	0.061	01726	DE	1	1		1	1	1	1	.0	1	1
	21.		1	1	L	1	1	а	1	0	ECH.	03728	78		2	1	1		1	1	10	1	1
	120		4	1	1	4	4	0	1	1	508	01798	78	1	1	1	1	1	1	\mathbf{k}	0	1	. 4
-00.04	RC.		_	1	1	. 1.	1	1	0	0	100	09438	13	2	1		1	1	٦.	1	0	1	1
-998.2	RD-		1	1	1	1	1	1	ú	1	21064	OLF26	DE	1	1		1	1	1	1	0	1	1
-8882	18		1	1	4		1	.1	1	0	EDM	34410	78	- 3	1		1	1	4	1	.0	1	1
	17.			. 1.	4.	.1.	1	1.	1	1	50H	01558	71	1	л.	.4.	1.	. A.	л.	л.	.0.	.A.	. 1.
	00		- 9	-0	0.	.0	0	0	0	Û.	STN	00000	00	10	10	. 8			.0	-9	-0	*	.0
0083	11		- 4	a	9	a	а.	9	Ú.	1	27%	01050	00	Ð	Ð	. 0			а.		a		0
	82			-1	0	0	a	ů,	1	ņ	B.1X	03920	20	.0							- 10		Ū.
	00		- 0.	. 0	0	0	0	0	L	1	STX	01820	20	0	0	1			.0	0	0		0
	114		- 0.	. 0	0	.0	0	+	ŵ	Û	1711	03860	00	0	0					0.	-0		0
	0.0		q		a	a		1	0	1	ETX	01800	00	D.					٩.	а.			
	R.		-9	л.	9	<u>a</u>	0_	÷.,	-ð.	.0	E18	09420	30	-9.	л.	4	. 1.	.s.,	э.	.ę.	2.	-ð.,	- 9 -
0087	107			0	0	0	0	1	1	1	5TN	01820	20	0		-				. 0	. 9	- 8.	0
	60		- 0	. 0	.0	0	+	0	0	0	STN .	03360	90	+						.0.			0
	2.0						+	0		+	ETX.	01350	80	-	.8		2			2	2	- 51	. 0
	2.4		- 2	2	2	.0	1	0		0	612	03950	AO IO		5		2	2	2	2	9		0
	CD.	1000	-2	4	2	-0	di.	0	÷	÷	112	01450	NO NO	-	di.	ià.	di.	4	di.	2	2	-	- 0
1.1.1		4.0			*	*	A	A.	.0		- 84M	01301	DI						*		1		
CF		07		4		0	0	+	1	L	872	01829	20	.8		4					.0		0

Figure 3. Tabular Display

SignalTap Embedded Logic Analyzer Megafunction

The SignalTap embedded logic analyzer megafunction, included in the Quartus development software, provides access to signals from nodes inside the APEX device. The logic analyzer is optimized to be small and fast, and have little or no impact on the device design. The Quartus software automatically creates the logic analyzer when internal nodes are selected for acquisition. The software does not require design file modifications.

The embedded logic analyzer captures internal signals and saves the acquired data to internal RAM. When the acquisition buffer is full, the contents are streamed off-chip via the JTAG port and uploaded through the SignalTap Plus system analyzer JTAG cable. The embedded logic analyzer is created and configured within the Quartus software. Design download capabilities, logic analyzer trigger settings, run control, and captured data display are provided within the Quartus software and the SignalTap Front Panel software.



For more information on the SignalTap embedded logic analyzer, see the *SignalTap Embedded Logic Analyzer Megafunction Data Sheet*.

SignalTap Plus External Logic Analyzer

The external logic analyzer provides acquisition for up to 32 signals at speeds of up to 166 MHz and sample depth of up to 1M samples per channel. The external logic analyzer supports multi-level triggering, allowing you to trigger the analyzer based on a sequence of up to four patterns, with event count, pattern duration, and trigger time out qualifiers for each pattern.

Acquisition Buffer

The SignalTap Plus system analyzer provides a 1M sample per channel acquisition buffer for storing data captured by the 32 external logic analysis channels. The designer can specify the amount of acquisition buffer to use based on specific needs. The sample depth choices are 4k, 8k, 16k, 32k, 64k, 128k, 256k, 512k, and 1 M samples.

Acquisition Clock

The external logic analyzer synchronously samples with the rising edge of a user-provided clock signal at a frequency of up to 166 MHz, using the External Clock input. An internal clock reference is also provided for asynchronous signal acquisition with selectable sample rates in 1–2– 5 intervals between 1 kHz to 166 MHz. The asynchronous sample rate choices are 1 kHz, 2 kHz, 5 kHz, 10 kHz, 20 kHz, 50 kHz, 100 kHz, 200 kHz, 500 kHz, 1 MHz, 2 MHz, 5 MHz, 10 MHz, 20 MHz, 50 MHz, 100 MHz, and 166 MHz.

Triggering

The external analyzer provides complex triggering by using a multiple pattern trigger sequencer with built-in qualifiers for pattern occurrence and duration.

Trigger Sequence

One to four trigger patterns can be combined in a trigger sequence, allowing you to specify a series of patterns to be recognized before the analyzer triggers. Each trigger pattern consists of logic conditions (i.e., high, low, rising edge, falling edge, either edge, and don't care) across all 32 input channels. Transitioning from one level in a trigger sequence to the next is instantaneous, allowing the new trigger pattern to be evaluated on the very next clock.

Figure 4 shows the trigger sequence flow when the analyzer is set to trigger on a sequence of four patterns.

Figure 4. Trigger Sequence Flow



Trigger Time Out

The trigger time out gives you the ability to trigger the external analyzer or restart the trigger sequence from the beginning, when a trigger pattern fails to occur within a specific period of time. The time out can be set to any number between 1 and 16 M clock cycles. See Figure 5.





In Figure 6, the second pattern (P2) is defined as a rising edge on R/W-while CS is low. If the pattern fails to occur before 1,000 clocks, the sequence is reset to the beginning.

Trigger Output

A dedicated trigger output signal can output a positive or negative pulse when the logic analyzer triggers. This signal allows you to synchronize external test equipment to the SignalTap Plus logic analyzer.

Trigger Sequence Example

The first trigger level is satisfied when Pattern 1 (P1 falling edge on R/W-while CS is low) occurs 16 times. The sequence then advances to the next level and waits for Pattern 2. If Pattern 2 does not occur before 1000 clock cycles, the sequence is reset and starts over at the first level (P1).

Once Pattern 2 is detected, the trigger logic looks for Pattern 3 (a falling edge on R/W- while CS is low and DATA equals 7D).

Once Pattern 3 is detected, the trigger logic looks for Pattern 4 (a falling edge on R/W- while CS is low, and DATA equals 00). When this occurs, the analyzer triggers, and a positive pulse is generated on the Trigger Out wire.

Figure 6 shows a trigger sequence example.

Figure 6. Trigger Sequence Example

II Meesary Das	STOP.		In		Name	Out	P1	P2	P 3	P4
D Hartsca	SignaTap Plus LA	3	B19:B0	±	Address		00	00	00	0
- Clock	Edentel		B27:B20		Data		xx	xx	7D	0
Sangan Dingth	1M campies	-8	B27	ĒE	- Data-7		88	8	3 3	3
Tigger Foution	ALC PLY		B26	T-	- Data-6					NXX
	free Octo L2 #		B25	Γŀ	- Data-5		8		8	222
Earth	the start		B24	Ē	- Data-4		88	8	8	822
- 1192 0	they loop Lity		B23	Ē	- Data-3		88	33	88	822
H 414 1	There is after 1000	680	B22	F	- Data-2		8	33	33	222
E e e la	Post in starting		B21	F	- Data-1		88		8	200
. #P4 0	then Trigger		B20	Ľ	- Data-0		8	33	8	222
E a a E	and a set	E	B28		RAV-		\mathbf{r}	Г	N	F
- Tegger Out	- Addre High	- 5	B29		CS-		_	_	_	_

Event Count

Patterns that contain an edge condition (i.e., rising, falling, or either edge) are counted, and the analyzer can be triggered when the count exceeds a specified value. By default, the event count is zero. A maximum of 1,023 pattern occurrences may be counted for each level in the trigger sequence. In Figure 7, Pattern 1 must occur 256 times before the trigger condition is met. Pattern 1 consists of a rising edge on WR-; the other signals are ignored.





Pattern Duration

Patterns that do not contain edge conditions can be evaluated based on duration. Pattern duration values are evaluated based on *greater than* or *less than* conditions with a maximum duration of 1,023 clock cycles. By default, the pattern duration is *greater than* 0.

In Figure 8, Pattern 1 must last for greater than five clock cycles before a trigger condition is met.

Figure 8. Pattern Duration



SignalTap Plus Hardware Connections

The SignalTap Plus system analyzer connects to board-level signals using two probe cable assemblies that mate with Pod 0 and Pod 1 connectors. A JTAG port provides access to the PLD for device configuration and interface to the SignalTap embedded logic analyzer. A host PC connects to the SignalTap Plus system analyzer by using a serial or USB interface. An external adapter is included to provide power.

The SignalTap Plus system analyzer includes two interchangeable probe cable assemblies, Pod 0 and Pod 1, which connect the external logic analyzer to signals from the system under test. Each wire in the cable assembly is color coded and contains a termination resistor. The cables can be used with standard IC test clips, adapters or header pins.

The analyzer interprets captured data as logic 1 or 0, depending on whether or not the voltage exceeds a specified threshold. The threshold for all 32 channels can be manually set to 5.0 V, 3.3 V, 2.5 V, 1.8 V or to track the voltage applied to the VIO input (pin 1) of either probe cable assembly. See Figure 9.





Table 1 shows the pin connections for the SignalTap Plus probe cable assembly.

Table 1. Si	able 1. SignalTap Plus Probe Cable Assembly (Part 1 of 2)						
Pin	Wire Label	Wire Color	Description				
1	VIO	Red	Reference voltage for analyzer input threshold				
2	GND	Black	Signal ground				
3	CH0	Black	Channel 0				
4	CH1	Brown	Channel 1				
5	CH2	Red	Channel 2				
6	CH3	Orange	Channel 3				
7	CH4	Yellow	Channel 4				
8	CH5	Green	Channel 5				

Table 1. Si	Table 1. SignalTap Plus Probe Cable Assembly (Part 2 of 2)						
Pin	Wire Label	Wire Color	Description				
9	CH6	Blue	Channel 6				
10	CH7	Violet	Channel 7				
11	CH8	Grey	Channel 8				
12	CH9	White	Channel 9				
13	CH10	Black	Channel 10				
14	CH11	Brown	Channel 11				
15	CH12	Red	Channel 12				
16	CH13	Orange	Channel 13				
17	CH14	Yellow	Channel 14				
18	CH15	Green	Channel 15				
19	GND	Black	Signal ground				
20	CLK/TRIG OUT	White	Clock signal (Pod 0)				
			Trigger output signal (Pod 1)				

Download Modes

The SignalTap Plus system analyzer provides two modes for device download; passive serial (PS) and JTAG modes. Passive serial (PS) mode is used for configuring APEX 20K and FLEX[™] devices. JTAG mode uses the industry-standard IEEE Std. 1149.1 JTAG interface for programming serial configuration devices (i.e., EPC2) in-system or for configuring APEX 20K and FLEX devices.

Table 2 shows the 10-pin female plug's pin names for the corresponding download mode.

Table 2. Sig	rable 2. SignalTap Plus Female Plug's Pin Names & Download Modes						
Pin		PS Mode	JTAG Mode				
	Signal Name	Description	Signal Name	Description			
1	DCLK	Clock signal	TCK	Clock signal			
2	GND	Signal ground	GND	Signal ground			
3	CONF_DONE	Configuration control	TDO	Data from device			
4	VCC	Power supply	VCC	Power supply			
5	nCONFIG	Configuration control	TMS	JTAG state machine control			
6	VIO	Reference voltage for	VIO	Reference voltage for			
		SignalTap output driver		SignalTap output driver			
7	nSTATUS	Configuration status	-	No connect			
8	-	No connect	-	No connect			
9	DATA0	Data to device	TDI	Data to device			
10	GND	Signal ground	GND	Signal ground			

The SignalTap Plus system analyzer 10-pin female plug connects to a 10-pin male header on the circuit board. The 10-pin male header has two rows of five pins, which are connected to the device's programming or configuration pins. Figure 10 shows the dimensions of a typical 10-pin male header.





The SignalTap Plus system analyzer connects to a host computer through a serial or USB port. A 9-pin female D-type connector connects to a standard serial cable included with SignalTap Plus system analyzer. Table 3 shows the 9-pin serial header.

Table 3. Sig	nalTap Plus 9-Pin Serial D-Typ	e Connector Pin-Outs
Pin	Signal Name	Description
2	rx	Receive data
3	tx	Transmit data
4	dtr	Data terminal ready
5	GND	Signal ground
6	dsr	Data set ready
7	rts	Request to send
8	cts	Clear to send

The USB connector can be used with any standard USB cable.

•••

For more information on 9-pin versus 25-pin serial connectors, search for "9-pin or 25-pin serial connectors" in the Altera technical support (Atlas[®]) database at http://www.altera.com.

Powering the SignalTap Plus System Analyzer

The SignalTap Plus system analyzer requires 9 volts DC at 660 mA for proper operation. An AC adapter is included and operates with line voltage from 100 VAC to 240 VAC and line frequencies from 50 to 60 Hz. The SignalTap Plus system analyzer can not be powered from the target system or the USB cable.

Specifications

Tables 4 through 10 list the SignalTap Plus system analyzer specifications.

Table 4. Asynchronous Sampling

Specification	Value
Maximum sample rate	166 MHz
Sample period accuracy	<u>+</u> 0.01%
Channel-to-channel skew	1.0 ns max

Table 5. Synchronous Sampling					
Specification	Value				
Maximum sample rate	166 MHz				
Setup & hold	0.6 / 0.0 ns				
Minimum state clock pulse width	3.0 ns				

Table 6. Triggering					
Specification	Value				
Sequencer speed	166 MHz				
Sequence levels	4				
Trigger output delay	33 clocks				

Table 7. Probes					
Specification	Value				
Input impedance	200 k, 15 pF				
Minimum input voltage swing	1.44 V peak-to-peak				
Threshold range	1.8 V, 2.5 V, 3.3 V, 5.0 V, variable (VIO input)				
Threshold accuracy	<u>+</u> 60 mV				
Maximum input voltage	– 0.5 V to +7.0 V				

Table 8. JTAG Port						
Specification	Value					
Input impedance	200 k, 15 pF					
Minimum input voltage swing	1.44 V peak-to-peak					
Threshold range	1.8 V, 2.5 V, 3.3 V, 5.0 V, variable (VIO input)					
Threshold accuracy	<u>+</u> 60 mV					
Maximum input voltage	– 0.5 V to +7.0 V					

Table 9. PC Interface	
Specification	Value
RS-232	19.2 k baud to 115.2 k baud, Female 9-pin D connector
USB	Up to 12 Mbits per second

Table 10. Operating Environment	
Specification	Value
Power Adapter	100 to 120 VAC, 50 to 60 Hz
Temperature	0°C to 40°C
Humidity	Up to 80% relative humidity (non-condensing)



101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Applications Hotline: (800) 800-EPLD Customer Marketing: (408) 544-7104 Literature Services: (888) 3-ALTERA lit_req@altera.com Altera, APEX, APEX 20K, Atlas, FineLine BGA, FLEX, Quartus, SignalTap and SignalTap Plus are trademarks and/or service marks of Altera Corporation in the United States and other countries. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

Copyright © 2000 Altera Corporation. All rights reserved.



Altera Corporation

Printed on Recycled Paper.