]8Raima Data Manager Version 3.3083bus4 sX .j "$I&{(*+-D/v1bus creating_libraries_of_design_so;!export_dc_shell_script_commandfpga_check_10%fpga_express#fpga_gsrmap_8~'fpga_padmap_4)guidelines_for_functionshdl_123.hdl_164I0hdl_193{2hdl_saves,hid_edit_undo~hid_window_cascadehidc_periodhidd_options_lpminput_register_delayoutput_window_save_all_pages_co specifying_the_target_architectQusing_the_vista_schematic_windo&tempHHGraphicKeysZ% %] %p$;8#AFX.HMZATTR_PASS.HHZBASICS.HHZCHIPTREE.HMZCOMMANDS.HHZCONSTEDIT.HMZCTORY\FST.HHp^EM_VIEWER.HHZEM_VIEWER.HH\^ETREE-RES.HMZEXTRAS.HMZFEXP-RES.HMZFEXP.HMZFILETREE.HMZFST.HHZHDLEDIT.HMZLEDIT-RES.HMZLEDIT-RES.HMq^MESSAGES.HHZRY\BASICS.HH>^RY\EXTRAS.HMn^SCHEMCTL.HMZTEDIT-RES.HMZTEDIT-RES.HMt^\CHIPTREE.HM[^\COMMANDS.HH;^\FEXP-RES.HMo^\MESSAGES.HHr^\SCHEMCTL.HMs^>CJNVXhid_file_new_hid_file_openbhid_file_saveghidd_report[module_and_hierarchy_optimizatiLproject_fileatop_level_designTMapFileList]tempCEGraphicFilesZtempCEGraphicKeysZtempHBGraphicFilesZtempHBGraphicKeysZtempHHGraphicFilesZ8tempJHGraphicFilesZtempJHGraphicKeysZ(w95sec)-main,!R!S!T!U!V!X!Y!!T!U%%%% %%%%%%%,analyze.rtf,attr_pass.rtfW ,basics.rtf,buffer.rtf,,ch1.rtfX,ch3.rtf,ch4.rtf,ch5.rtf,chips.rtf?,commands.rtf,dessource.rtf,dialogs.rtf8,fst.rtfF,implem.rtf%,lpm.rtf,messages.rtfD ,opto.rtf,port.rtf,project.rtfn,schem_viewer.rtf,technol.rtf,timing.rtfFVq 8`cfhjoqsuwy{}buscreating_libraries_of_design_so;design_flow_overviewYedit_file\external_delaykfpga_express_design_flows7fpga_express_main_window=global_buffer_terminologyRglobal_set_and_reset_terminologmhid_app_exit|hid_edit_copyhid_edit_cuthid_edit_deletehid_edit_filldownhid_edit_findagainhid_edit_nexterrorhid_edit_pastehid_edit_previouserror8hid_file_closeehid_file_createprojecthid_file_mru_file1thid_file_mru_file2rhid_file_mru_file3vhid_file_mru_file4xhid_file_new_hid_file_openbhid_file_page_setup hid_file_print! hid_file_print_direct" hid_file_print_preview# hid_file_print_setup hid_file_saveghid_file_save_as hid_file_save_copy_as% hid_file_send_mail& hid_file_update$ hid_format_font6 hid_help_finderhid_help_index3 hid_help_quicktourhid_help_usinghid_help_websitehid_ht_caption hid_ht_hscroll hid_ht_maxbutton hid_ht_minbutton hid_ht_nowhere hid_ht_size hid_ht_vscroll hid_indicator_busyhid_indicator_memhid_indicator_progresshid_next_pane4 hid_popup_analyzefile hid_popup_linenumbers hid_popup_save hid_popup_undo hid_prev_pane5 hid_project_addfileshid_project_addlibraryhid_project_conpagehid_project_editconstraintshid_project_editfilehid_project_export_constraintsnhid_project_exportnetlisthid_project_implem8afx_hidw_status_barbuscreating_libraries_of_design_so;design_flow_overviewYedit_file\external_delaykfpga_express_design_flows7fpga_express_main_window=global_buffer_terminologyRglobal_set_and_reset_terminologmhid_app_abouthid_app_exit|hid_context_helphid_edit_copyhid_edit_cuthid_edit_deletehid_edit_filldownhid_edit_findagainhid_edit_nexterrorhid_edit_pastehid_edit_previouserror8hid_window_new0 hid_window_split2 hid_window_tile_horzhid_window_tile_vert1 hid_wizback@ hid_wizfinishB hid_wiznextA hidc_auto_optimizeyhidc_bn_clear_fromhidc_bn_clear_tohidc_bn_select_fromhidc_bn_select_tohidc_bn_selectall_fromhidc_bn_selectall_tohidc_case_sensitivehidc_cc_cumulativeNhidc_cc_listhidc_ck_honour_lm_license_filehidc_clockhidc_clock_diagramhidc_default_port_typehidc_delayhidc_deviceuhidc_ed_delayhidc_ed_primarypathhidc_ed_regexp_fromhidc_ed_regexp_tohidc_ed_subpathnamehidc_fallhidc_familythidc_module_compile_1hidc_netlistpanectrl_fromhidc_netlistpanectrl_tohidc_newlib_namehidc_optimize_efflow hidc_optimize_effortxhidc_optimize_objectivewhidc_opts_ask_directoryhidc_opts_clock_freqhidc_opts_default_fsm_enchidc_opts_default_fsm_enc_2hidc_opts_export_timespecshidc_opts_full_pathnameshidc_opts_insert_lcellshidc_opts_internal_editorhidc_opts_save_user_defaulthidc_opts_show_addfileshidc_opts_warn_before_delete8$,08=AGJLQUZ\_`dgikafx_hidw_status_barbulb_animation8%%%%%%%%% % % % % %%%"%-%1%2%3%4%5%6%O%],analyze.rtf,attr_pass.rtfW ,basics.rtf,buffer.rtf,,ch1.rtfX,ch3.rtf,ch4.rtf,ch5.rtf,chips.rtf?,commands.rtf,dessource.rtf,dialogs.rtf8,fst.rtfF,implem.rtf%,lpm.rtf,messages.rtfD ,opto.rtf,port.rtf,project.rtfn,schem_viewer.rtf,technol.rtf,timing.rtfFVq 8bus_naming_stylecase_statementsce_columnsce_comboce_default_rowce_defaultsce_directionce_emptyce_grayce_namesce_rowsce_specificce_tabschips_window`chips_window_1clock(clock_and_global_signal_mappingclocks_constraint_tableclocks_constraint_table_after_ocontext_menusconventions_for_name_suffixescreate_implementationfcreating_a_project<creating_design_source_files8creating_libraries_of_design_so;creating_the_design_implementatLcreating_the_design_implementatYdefault_timing_valuesdelaydelete_chipdelete_subpathdesign_flow_overviewYdesign_iterationdesign_sources_windowDdialog_box_helpdifferences_between_variables_aedfn_102edit_constraints_commandedit_file\edit_file_nameedit_subpath)editing_an_hdl_design_sourcerediting_constraint_table_entrieeditordelaborationentering_design_constraints_and]entering_design_constraints_and_error_messages8/output_window_save_this_page_copad_constraintsBpad_mappingpartitioning_for_synthesispath_delay?paths_constraint_tablepaths_constraint_table_after_op+paths_constraint_table_icons/performance_flowplace_and_route_command2place_route_chip_command|point_to_point_timing&pop_up_command port_and_pad_terminologyport_pad_typeports_constraint_table7ports_constraint_table_after_opIpreserve_hierarchy preserving_padsprimary_pathprimitiveSprimitive_optimizationRproject/project_fileaproject_management(project_state,project_status_iconspush_down_command pushbutton_flowregister_inferenceregister_retiming_with_fpga_com registers_constraint_entry registers_constraint_table registers_constraint_table_afte removecresistor_padresizing_the_shell_window_on_pcroot_design_comborunning_the_fpga_scripting_toolschematic_viewer_featuressequential_elementsetting_the_target_clock_frequeVsetting_up_a_projectslack'source_file_iconssource_file_locationsource_files,tempHHGraphicFilesZ8%b%c%%%%% %1%3%6%>%?%B%D%G%H%M%P%\%b%g%h%j%o%p,analyze.rtf,attr_pass.rtfW ,basics.rtf,buffer.rtf,,ch1.rtfX,ch3.rtf,ch4.rtf,ch5.rtf,chips.rtf?,commands.rtf,dessource.rtf,dialogs.rtf8,fst.rtfF,implem.rtf%,lpm.rtf,messages.rtfD ,opto.rtf,port.rtf,project.rtfn,schem_viewer.rtf,technol.rtf,timing.rtfFVq 8$,08=AGJLQUZ\_`dgikmoqs}~afx_hidw_status_barbulb_animation8hidd_options_optimizationhidd_options_projecthidd_options_project_1hidd_options_xilinxhidd_path_page#hidd_port_page<hidd_port_page_1Fhidd_proppage_chiptree hidd_proppage_constedithidd_proppage_filetree hidd_proppage_hdledit hidd_proppage_schemctl hidd_report[hidd_subpathhidd_timing_slack_filter hidd_tipwizbarhidd_top_namehidd_update_optimizedhidd_x_padhidd_xilinx_pagenhidp_failed_to_createhidp_ole_init_failedhidr_dpmtypehidr_fexptypehidr_fexptype_cntr_iphidr_fexptype_srvr_iphidr_filetree_srvr_ip hidr_hdledit hidr_mainframe&hidr_pdqtypehidr_popup hidr_popup1 hidr_popup_pin_controlhidr_popup_subpath_controlhints_on_managing_fpga_express_how_to_specify_timing_constrainhow_to_use_fpga_express_in_timii_o_pad_mappingidc_rootdesignidentify_source_in_libraryaidentify_sourcesidentifying_the_top_level_desigNif_statementimplementation_iconsimplementation_strategyzimplementation_terminologyinout_portlinput_delayV8}~afx_hidd_fileopenafx_hidw_status_barbulb_animation8export_design_compiler_script_dexport_fpga_script_command}export_fpga_shell_script_dialogexternal_delaykfind_schematic_object_command finding_help_and_information(flip_flopfpga_alt_acf_0fpga_alt_acf_1fpga_alt_acf_2fpga_alt_acf_3fpga_analyze_xnf_10fpga_analyze_xnf_11fpga_analyze_xnf_12fpga_analyze_xnf_13fpga_analyze_xnf_14fpga_analyze_xnf_15fpga_analyze_xnf_18fpga_analyze_xnf_19fpga_analyze_xnf_20fpga_analyze_xnf_21fpga_analyze_xnf_22fpga_analyze_xnf_23fpga_analyze_xnf_24fpga_analyze_xnf_27fpga_analyze_xnf_29fpga_analyze_xnf_30fpga_analyze_xnf_8fpga_check_1fpga_check_7fpga_check_9fpga_clean_2fpga_compiler_ii fpga_drcfix_1fpga_drcfix_2fpga_edfn_1fpga_edfn_alt_1fpga_edfn_alt_2 fpga_edfn_alt_3"fpga_edfn_alt_4$fpga_edfn_alt_5&fpga_edfn_alt_6(fpga_edfn_o2a_1*fpga_edfn_o2a_2,fpga_edfn_o2a_3.fpga_edfn_o2a_40fpga_edfn_o2a_52fpga_edfn_o2a_648afx_hidd_fileopenafx_hidw_status_barbulb_animation8+hidc_resistanceDhidc_risehidc_slew_rate9hidc_speed_gradevhidc_vendorhidc_whole_wordhidc_xnf_bus_stylehidd_aboutboxhidd_aboutbox_chiptree hidd_aboutbox_constedithidd_aboutbox_filetree hidd_aboutbox_hdledit hidd_aboutbox_schemctl hidd_actel_pagehhidd_add_filehidd_addfile_win95 hidd_altera_pagejhidd_cell_countshidd_clockzhidd_clock_pagehidd_create_implemrhidd_create_projecthidd_cyclehidd_delayhidd_dpmctrl_chiptreehidd_dpmctrl_constedithidd_dpmctrl_filetreehidd_dpmctrl_hdleditmhidd_dpmctrl_netbrowsehidd_dpmctrl_schemctlhidd_export hidd_export_simsynhidd_export_win95 hidd_findtexthidd_general_pagephidd_l_padhidd_license_choicehidd_license_diagnosehidd_lucent_pagelhidd_module_pagePhidd_new_libhidd_options_alterahidd_options_general8"%')*+-59:=ACadding_design_source_files@afx_hidd_fileopenafx_hidw_status_baranalysis_orderbenefits_of_using_fpga_compilerbulb_animation8"%')*+-59:=ACFJORTUWXZ^`dflsuw{~adding_design_source_files@afx_hidd_fileopenafx_hidw_status_baranalysis_orderanalyzing_and_debugging_source_Eanalyzing_timingeanalyzing_timing_1kback_annotate_chip_commandKbenefits_of_using_fpga_compilerbulb_animation8$%q%t%x%y%|%%%% % % % % ,analyze.rtf,attr_pass.rtfW ,basics.rtf,buffer.rtf,,ch1.rtfX,ch3.rtf,ch4.rtf,ch5.rtf,chips.rtf?,commands.rtf,dessource.rtf,dialogs.rtf8,fst.rtfF,implem.rtf%,lpm.rtf,messages.rtfD ,opto.rtf,port.rtf,project.rtfn,schem_viewer.rtf,technol.rtf,timing.rtfFVq 8specifying_the_target_architectSsplitstepping_into_and_out_of_the_chsummarysupported_architectures?supported_architectures_1Jsynthesizing_the_designItechnology_specific_options^technology_specific_options_1fthree_state_driverthree_state_inferencethree_state_output_porttiming_group:timing_path timing_subpathstiming_terminologytip_bartips_on_using_fpga_expresstop_level_designTtrain_animation tutorial_topic#update_chipuse_meaningful_and_efficient_nause_one_naming_style_to_distingusing_fpga_express_in_your_desiusing_lpms3using_the_viewer_with_the_time_vhdl_function_constructview_results~view_schematic_command{viewing_errors_and_warningsviewing_fan_in_and_fan_out_coneviewing_schematicsrviewing_schematics_1vviewing_unoptimized_schematicswelcome_to_fpga_expressewhat_is_fpga_expresswhen_to_use_multiple_device_deswhen_to_use_performance_design_when_to_use_pushbutton_design_fxilinx_devicesYzooming_into_and_out_of_a_viewMapFileList]tempCEGraphicFilesZtempCEGraphicKeysZtempHBGraphicFilesZtempHBGraphicKeysZtempHHGraphicFilesZ8Z^`dflsuw{~adding_design_source_files@afx_hidd_fileopenafx_hidw_status_baranalysis_orderanalyzing_and_debugging_source_Eanalyzing_timingeanalyzing_timing_1kback_annotate_chip_commandKbenefits_of_using_fpga_compilerbulb_animation8achieving_the_best_synthesis_readding_design_source_files@afx_hidd_fileopenafx_hidw_status_baranalysis_orderanalyzing_and_debugging_source_Eanalyzing_timingeanalyzing_timing_1kback_annotate_chip_commandKbenefits_of_using_fpga_compilerbulb_animation8     achieving_the_best_synthesis_reactive_edgeadding_design_source_files@afx_hidd_fileopenafx_hidw_status_baranalysis_orderanalysis_terminologyanalyzing_and_debugging_source_Eanalyzing_timingeanalyzing_timing_1kback_annotate_chip_commandKbenefits_of_using_fpga_compilerbulb_animation8    !"$%'*+./01256789achieving_the_best_synthesis_reactive_edgeadding_design_source_files@afx_hidd_fileopenafx_hidw_status_baranalysis_orderanalysis_terminologyanalyzeanalyzing_and_debugging_source_Eanalyzing_timingeanalyzing_timing_1kback_annotate_chip_commandKbenefits_of_using_fpga_compilerbulb_animation8guidelines_for_macrosguidelines_for_moduleshand_instantiated_padshdl_1hdl_10hdl_100hdl_101hdl_103hdl_104hdl_105hdl_106hdl_107hdl_108hdl_109hdl_11hdl_110hdl_111hdl_112hdl_113hdl_114 hdl_115 hdl_116hdl_117hdl_118hdl_12hdl_124hdl_127hdl_130hdl_131 hdl_139"hdl_14.hdl_140$hdl_146&hdl_147(hdl_148*hdl_149,hdl_1500hdl_1512hdl_1524hdl_1546hdl_1558hdl_156:hdl_158<hdl_analyzephdl_coding_for_fpga_synthesishdl_coding_for_fpga_synthesis_1hdl_libraryhdl_line_numbersq8*interpreting_the_symbols_in_an_introduction_to_fstyinvoking_fstlatch>launching_the_program$lbr_1lbr_10lbr_11lbr_12lbr_13lbr_14lbr_15lbr_16lbr_17lbr_18lbr_19lbr_2lbr_20lbr_21lbr_22lbr_23lbr_24 lbr_25 lbr_26 lbr_27lbr_28lbr_29lbr_3lbr_30lbr_31lbr_32lbr_33lbr_4!lbr_5'lbr_50#lbr_51%lbr_6)lbr_7+lbr_9-library_status_iconslinking#logic_to_memory_mapping operator_sharing.optimizing_a_design_implementatcother_supported_target_technolo]output_delayoutput_window_copy_commandoutput_window_defined8/01256789:=>@CKPRWZ^_ghijklntuvachieving_the_best_synthesis_reactel_devicesOactive_edgeadding_design_source_files@afx_hidd_fileopenafx_hidw_status_baraltera_devicesQanalysis_orderanalysis_terminologyanalyzeanalyzing_and_debugging_source_Eanalyzing_timingeanalyzing_timing_1kback_annotate_chip_commandKbackannotate_chipebenefits_of_using_fpga_compilerbulb_animation8klntuvwxachieving_the_best_synthesis_reactel_devicesOactive_edgeadding_design_source_files@afx_hidd_fileopenafx_hidw_status_baraltera_devicesQanalysis_orderanalysis_terminologyanalyzeanalyzing_and_debugging_source_Eanalyzing_timingeanalyzing_timing_1kback_annotate_chip_commandKbackannotate_chipebenefits_of_using_fpga_compilerbulb_animation8variables_and_attributes_in_fstve_0/ve_1Ive_109ve_1031ve_1043ve_1085ve_1097ve_112;ve_120=ve_121?ve_122Ave_123Cve_124Eve_125Gve_21Kve_25Mve_41Ove_50Qve_52Sve_53Uve_54Wve_57Yve_60[ve_7]verilog_function_constructvhdl_function_constructview_results~view_schematic_command{viewing_errors_and_warningsviewing_fan_in_and_fan_out_coneviewing_optimized_schematicsviewing_schematicsrviewing_schematics_1vviewing_unoptimized_schematicswelcome_to_fpga_expressewhat_is_fpga_expresswhen_to_use_multiple_device_deswhen_to_use_performance_design_when_to_use_pushbutton_design_fxilinx_devicesYzooming_into_and_out_of_a_viewMapFileList]tempCEGraphicFilesZtempCEGraphicKeysZtempHBGraphicFilesZtempHBGraphicKeysZtempHHGraphicFilesZ8achieving_the_best_synthesis_reactel_devicesOactive_edgeadding_design_source_files@afx_hidd_fileopenafx_hidw_status_baraltera_devicesQanalysis_orderanalysis_terminologyanalyzeanalyzing_and_debugging_source_Eanalyzing_timingeanalyzing_timing_1kback_annotate_chip_commandKbackannotate_chipebenefits_of_using_fpga_compilerbulb_animation8$creating_the_design_implementatLcreating_the_design_implementatYdefault_timing_valuesdelaydelete_chipdelete_subpathdesign_flow_overviewYdesign_iterationdesign_sources_windowDdialog_box_helpdifferences_between_variables_adont_touch edfn_102edfn_103edfn_104edfn_105edfn_106edfn_116edfn_117edfn_120edfn_121edfn_122edfn_123edfn_127edit_constraints_commandedit_file\edit_file_nameedit_subpath)editing_an_hdl_design_sourcerediting_constraint_table_entrieeditordelaborationenable_verilog_preprocessor entering_design_constraints_and]entering_design_constraints_and_error_messages8   !#achieving_the_best_synthesis_reactel_devicesOactive_edgeadding_design_source_files@afx_hidd_fileopenafx_hidw_status_baraltera_devicesQanalysis_orderanalysis_terminologyanalyzeanalyzing_and_debugging_source_Eanalyzing_timingeanalyzing_timing_1kback_annotate_chip_commandKbackannotate_chipebenefits_of_using_fpga_compilerbulb_animation8fpga_express_design_flows7fpga_express_functionsfpga_express_main_window=fpga_external_edif2hnl_1Vfpga_external_edif2hnl_2Xfpga_external_edif2hnl_3Zfpga_external_edif2hnl_4\fpga_external_edif_read_unknownTfpga_gnrc_pmap_0^fpga_gnrc_pmap_1`fpga_gnrc_smap_0bfpga_gsrmap_1pfpga_gsrmap_10dfpga_gsrmap_11ffpga_gsrmap_12hfpga_gsrmap_13jfpga_gsrmap_14lfpga_gsrmap_16nfpga_gsrmap_2rfpga_gsrmap_3tfpga_gsrmap_4vfpga_gsrmap_5xfpga_gsrmap_6zfpga_gsrmap_7|fpga_gsrmap_8~fpga_gsrmap_9fpga_implement_wrong_partfpga_invalid_chip_1fpga_netlist_files-fsm_state_assignmentfst_command_overviewfst_compatibility_with_fpga_expfst_man_pagesfst_summary_of_featuresgeneral_coding_styles_for_synthgeneral_hdl_constructsgenerating_a_reportgenerating_netlist_files}generating_outputzglobal_buffer)global_buffer_insertion@global_buffer_terminologyRglobal_set_and_reset_terminologmglobal_set_reset_gsr<glossarygsr_inferencing;guidelines_for_codingguidelines_for_expressions8!#%')+-/13579;=?ACEGIKMOQSUachieving_the_best_synthesis_reactel_devicesOactive_edgeadding_design_source_files@afx_hidd_fileopenafx_hidw_status_baraltera_devicesQanalysis_orderanalysis_terminologyanalyzeanalyzing_and_debugging_source_Eanalyzing_timingeanalyzing_timing_1kback_annotate_chip_commandKbackannotate_chipebenefits_of_using_fpga_compilerbulb_animation8)fpga_check_2 fpga_check_4 fpga_check_5fpga_check_6fpga_check_7fpga_check_9fpga_clean_2fpga_compiler_ii fpga_dm_hdlc_informationfpga_dm_hdlc_read_magicfpga_dm_hdlc_unknownfpga_drcfix_1fpga_drcfix_2fpga_edfn_1fpga_edfn_alt_1fpga_edfn_alt_2 fpga_edfn_alt_3"fpga_edfn_alt_4$fpga_edfn_alt_5&fpga_edfn_alt_6(fpga_edfn_o2a_1*fpga_edfn_o2a_2,fpga_edfn_o2a_3.fpga_edfn_o2a_40fpga_edfn_o2a_52fpga_edfn_o2a_64fpga_edfn_xlu_1:fpga_edfn_xlu_106fpga_edfn_xlu_118fpga_edfn_xlu_2<fpga_edfn_xlu_3>fpga_edfn_xlu_4@fpga_edfn_xlu_5Bfpga_edfn_xlu_6Dfpga_edfn_xlu_7Ffpga_edfn_xlu_8Hfpga_edfn_xlu_9Jfpga_elaborate_hdl_2Lfpga_elaborate_hdl_3Nfpga_export_2Pfpga_export_3R8KMOQSUWY[]_acegikmoqsuwy{}achieving_the_best_synthesis_reactel_devicesOactive_edgeadding_design_source_files@afx_hidd_fileopenafx_hidw_status_baraltera_devicesQanalysis_orderanalysis_terminologyanalyzeanalyzing_and_debugging_source_Eanalyzing_timingeanalyzing_timing_1kback_annotate_chip_commandKbackannotate_chipebenefits_of_using_fpga_compilerbulb_animation8fpga_gsrmap_9fpga_implement_wrong_partfpga_invalid_chip_1fpga_lct_1fpga_link_1fpga_link_12fpga_link_14fpga_link_15fpga_link_16fpga_link_17fpga_link_18fpga_link_19fpga_link_2fpga_link_3fpga_link_4fpga_link_5fpga_link_6fpga_link_7fpga_link_9fpga_lpm_0fpga_lpm_1fpga_netlist_files-fpga_orca3c_padmap_1fpga_orca3c_padmap_2fpga_padmap_1fpga_padmap_2fpga_padmap_3fpga_place_and_route_errorfpga_place_and_route_warningfsm_state_assignmentfst_command_overviewfst_compatibility_with_fpga_expfst_man_pagesfst_summary_of_featuresgeneral_coding_styles_for_synthgeneral_hdl_constructsgenerating_a_reportgenerating_netlist_files}generating_outputzglobal_buffer)global_buffer_insertion@global_buffer_terminologyRglobal_set_and_reset_terminologmglobal_set_reset_gsr<glossarygsr_inferencing;guidelines_for_codingguidelines_for_expressions8}achieving_the_best_synthesis_reactel_devicesOactive_edgeadding_design_source_files@afx_hidd_fileopenafx_hidw_status_baraltera_devicesQanalysis_orderanalysis_terminologyanalyzeanalyzing_and_debugging_source_Eanalyzing_timingeanalyzing_timing_1kback_annotate_chip_commandKbackannotate_chipebenefits_of_using_fpga_compilerbulb_animation8(fpga_padmap_5fpga_padmap_6fpga_place_and_route_errorfpga_place_and_route_warningfpga_pmap_17fpga_pmap_18fpga_seqmap_1fpga_seqmap_2fpga_seqmap_3fpga_seqmap_4fpga_seqmap_5fpga_seqmap_6fpga_seqmap_7fpga_tc_0fpga_tc_1fpga_tc_2fpga_tc_3fpga_tc_4fpga_tech_1fpga_tmap_4fpga_ucf_1fsm_state_assignmentfst_command_overviewfst_compatibility_with_fpga_expfst_man_pagesfst_summary_of_featuresgeneral_coding_styles_for_synthgeneral_hdl_constructsgenerating_a_reportgenerating_netlist_files}generating_outputzglobal_buffer)global_buffer_insertion@global_buffer_terminologyRglobal_set_and_reset_terminologmglobal_set_reset_gsr<glossarygsr_inferencing;guidelines_for_codingguidelines_for_expressions8achieving_the_best_synthesis_reactel_devicesOactive_edgeadding_design_source_files@afx_hidd_fileopenafx_hidw_status_baraltera_devicesQanalysis_orderanalysis_terminologyanalyzeanalyzing_and_debugging_source_Eanalyzing_timingeanalyzing_timing_1kback_annotate_chip_commandKbackannotate_chipebenefits_of_using_fpga_compilerbulb_animation8   achieving_the_best_synthesis_reactel_devicesOactive_edgeadding_design_source_files@afx_hidd_fileopenafx_hidw_status_baraltera_devicesQanalysis_orderanalysis_terminologyanalyzeanalyzing_and_debugging_source_Eanalyzing_timingeanalyzing_timing_1kback_annotate_chip_commandKbackannotate_chipebenefits_of_using_fpga_compilerbulb_animation8"hdl_undoohelp_export_altera_netlisthelp_export_constraints_dialoghelp_export_lucent_netlisthelp_export_xilinx_netlisthelp_import_constraints_dialoghid_app_abouthid_app_exit|hid_cancel_edit_cntrhid_cancel_edit_srvrhid_chip_disable_pin_timinghid_chip_review_disabled_pinshid_chip_timing_refreshhid_context_helphid_edit_abouthid_edit_clear' hid_edit_clear_all( hid_edit_copyhid_edit_cuthid_edit_deletehid_edit_filldownhid_edit_find) hid_edit_findagainhid_edit_nexterrorhid_edit_pastehid_edit_paste_link* hid_edit_paste_special+ hid_edit_previouserrorhid_edit_propertieshid_edit_redo/ hid_edit_repeat, hid_edit_replace- hid_edit_select_all. hid_edit_setheader18!#%')+-/13579;=?ADFHJLNPachieving_the_best_synthesis_reactel_devicesOactive_edgeadding_design_source_files@afx_hidd_fileopenafx_hidw_status_baraltera_devicesQanalysis_orderanalysis_terminologyanalyzeanalyzing_and_debugging_source_Eanalyzing_timingeanalyzing_timing_1kback_annotate_chip_commandKbackannotate_chipebenefits_of_using_fpga_compilerbulb_animation8hdl_124hdl_127hdl_130hdl_131 hdl_139"hdl_14.hdl_140$hdl_146&hdl_147(hdl_148*hdl_149,hdl_15@hdl_1500hdl_1512hdl_1524hdl_1546hdl_1558hdl_156:hdl_158<hdl_159>hdl_16Qhdl_160Chdl_162Ehdl_163Ghdl_164Ihdl_165Khdl_167Mhdl_169Ohdl_17chdl_170Shdl_173Uhdl_174Whdl_175Yhdl_176[hdl_177]hdl_178_hdl_179ahdl_180ehdl_183ghdl_184ihdl_185khdl_186mhdl_187ohdl_analyzephdl_coding_for_fpga_synthesishdl_coding_for_fpga_synthesis_1hdl_libraryhdl_line_numbersq8FHJLNPRTVXZ\^`bdfhjlnprtvxz|~achieving_the_best_synthesis_reactel_devicesOactive_edgeadding_design_source_files@afx_hidd_fileopenafx_hidw_status_baraltera_devicesQanalysis_orderanalysis_terminologyanalyzeanalyzing_and_debugging_source_Eanalyzing_timingeanalyzing_timing_1kback_annotate_chip_commandKbackannotate_chipebenefits_of_using_fpga_compilerbulb_animation8hdl_165Khdl_167Mhdl_169Ohdl_17chdl_170Shdl_173Uhdl_174Whdl_175Yhdl_176[hdl_177]hdl_178_hdl_179ahdl_18uhdl_180ehdl_183ghdl_184ihdl_185khdl_186mhdl_187ohdl_188qhdl_189shdl_19hdl_190whdl_191yhdl_193{hdl_194}hdl_195hdl_20hdl_200hdl_201hdl_202hdl_203hdl_204hdl_205hdl_206hdl_207hdl_208hdl_209hdl_21hdl_211hdl_213hdl_220hdl_222hdl_analyzephdl_coding_for_fpga_synthesishdl_coding_for_fpga_synthesis_1hdl_libraryhdl_line_numbersq8xz|~achieving_the_best_synthesis_reactel_devicesOactive_edgeadding_design_source_files@afx_hidd_fileopenafx_hidw_status_baraltera_devicesQanalysis_orderanalysis_terminologyanalyzeanalyzing_and_debugging_source_Eanalyzing_timingeanalyzing_timing_1kback_annotate_chip_commandKbackannotate_chipebenefits_of_using_fpga_compilerbulb_animation8hdl_194}hdl_195hdl_2hdl_20hdl_200hdl_201hdl_202hdl_203hdl_204hdl_205hdl_206hdl_207hdl_208hdl_209hdl_21hdl_211hdl_213hdl_22hdl_220hdl_222hdl_223hdl_224hdl_225hdl_227hdl_23hdl_231hdl_232hdl_233hdl_234hdl_235hdl_236hdl_240hdl_241hdl_25hdl_250hdl_26hdl_260hdl_27hdl_270hdl_272hdl_281hdl_282hdl_283hdl_analyzephdl_coding_for_fpga_synthesishdl_coding_for_fpga_synthesis_1hdl_libraryhdl_line_numbersq8-Z sX .j "$I&{(*+-D/v157 9?;r=?AC:DlFHJ L@NrPRactel_devicesOWafx_hidp_command_failurea Xafx_hidp_failed_to_save_docZ [afx_hidp_parse_bytei Yafx_hidp_sql_no_rows_affected Z8* creating_libraries_of_design_so;!export_dc_shell_script_commandfpga_check_10%fpga_express#fpga_gsrmap_8~'fpga_padmap_4)guidelines_for_functionshdl_123.hdl_164I0hdl_193{2hdl_2306hdl_298hdl_322:hdl_384I<hdl_44}>hdl_70@hdl_saves,hid_edit_undo~hid_ht_caption Vhid_project_import_constraintsiThid_window_cascadehidc_fe_licensepnUhidc_periodhidd_options_lpmhidr_fexptype_srvr_emb\input_register_delaylpmBBoutput_window_save_all_pages_co specifying_the_target_architectQusing_the_vista_schematic_windo&ve_7]Evhdl_2112Gvhdl_2251Ivhdl_271Kvss_1029Mvss_18UOvss_565Qvss_811StempHHGraphicKeysZ% %] %p8achieving_the_best_synthesis_reactel_devicesOactive_edgeadding_design_source_files@afx_hidd_fileopenafx_hidw_status_baraltera_devicesQanalysis_orderanalysis_terminologyanalyzeanalyzing_and_debugging_source_Eanalyzing_timingeanalyzing_timing_1kback_annotate_chip_commandKbackannotate_chipebenefits_of_using_fpga_compilerbulb_animation8hdl_231hdl_232hdl_233hdl_234hdl_235hdl_236hdl_240hdl_241hdl_25hdl_250hdl_26hdl_260hdl_27hdl_270hdl_272hdl_28hdl_281hdl_282hdl_283hdl_284hdl_285hdl_287hdl_288hdl_289hdl_29hdl_290hdl_292hdl_293hdl_294hdl_295hdl_296hdl_297hdl_298hdl_299hdl_300hdl_301hdl_302hdl_303hdl_304hdl_305hdl_306hdl_307hdl_308 hdl_analyzephdl_coding_for_fpga_synthesishdl_coding_for_fpga_synthesis_1hdl_libraryhdl_line_numbersq8  achieving_the_best_synthesis_reactel_devicesOactive_edgeadding_design_source_files@afx_hidd_fileopenafx_hidw_status_baraltera_devicesQanalysis_orderanalysis_terminologyanalyzeanalyzing_and_debugging_source_Eanalyzing_timingeanalyzing_timing_1kback_annotate_chip_commandKbackannotate_chipebenefits_of_using_fpga_compilerbulb_animation8hdl_290hdl_292hdl_293hdl_294hdl_295hdl_296hdl_297hdl_298hdl_299hdl_3mhdl_30 hdl_300hdl_301hdl_302hdl_303hdl_304hdl_305hdl_306hdl_307hdl_308 hdl_31hdl_312 hdl_32hdl_320hdl_321hdl_325hdl_326hdl_327hdl_328hdl_33#hdl_330!hdl_34%hdl_350'hdl_351)hdl_352+hdl_353-hdl_354/hdl_368hdl_3601hdl_3614hdl_3626hdl_370:hdl_371<hdl_analyzephdl_coding_for_fpga_synthesishdl_coding_for_fpga_synthesis_1hdl_libraryhdl_line_numbersq8 "$&(*,.02579;=?ACEHJLachieving_the_best_synthesis_reactel_devicesOactive_edgeadding_design_source_files@afx_hidd_fileopenafx_hidw_status_baraltera_devicesQanalysis_orderanalysis_terminologyanalyzeanalyzing_and_debugging_source_Eanalyzing_timingeanalyzing_timing_1kback_annotate_chip_commandKbackannotate_chipebenefits_of_using_fpga_compilerbulb_animation8hdl_325hdl_326hdl_327hdl_328hdl_33#hdl_330!hdl_34%hdl_350'hdl_351)hdl_352+hdl_353-hdl_354/hdl_368hdl_3601hdl_3614hdl_3626hdl_37>hdl_370:hdl_371<hdl_38Uhdl_380@hdl_381Bhdl_382Dhdl_383Ghdl_384Ihdl_385Khdl_386Mhdl_387Ohdl_388Qhdl_389Shdl_39khdl_390Whdl_391Yhdl_392[hdl_393]hdl_394_hdl_395ahdl_396chdl_397ehdl_398ghdl_399ihdl_400ohdl_401qhdl_analyzephdl_coding_for_fpga_synthesishdl_coding_for_fpga_synthesis_1hdl_libraryhdl_line_numbersq8ACEHJLNPRTVXZ\^`bdfhjlnprtvxz|~achieving_the_best_synthesis_reactel_devicesOactive_edgeadding_design_source_files@afx_hidd_fileopenafx_hidw_status_baraltera_devicesQanalysis_orderanalysis_terminologyanalyzeanalyzing_and_debugging_source_Eanalyzing_timingeanalyzing_timing_1kback_annotate_chip_commandKbackannotate_chipebenefits_of_using_fpga_compilerbulb_animation8hdl_385Khdl_386Mhdl_387Ohdl_388Qhdl_389Shdl_39khdl_390Whdl_391Yhdl_392[hdl_393]hdl_394_hdl_395ahdl_396chdl_397ehdl_398ghdl_399ihdl_4hdl_40uhdl_400ohdl_401qhdl_402shdl_41whdl_42yhdl_43{hdl_44}hdl_47hdl_48hdl_5hdl_50hdl_51hdl_52hdl_53hdl_54hdl_55hdl_56hdl_57hdl_58hdl_60hdl_61hdl_62hdl_63hdl_64hdl_65hdl_analyzephdl_coding_for_fpga_synthesishdl_coding_for_fpga_synthesis_1hdl_libraryhdl_line_numbersq8tvxz|~achieving_the_best_synthesis_reactel_devicesOactive_edgeadding_design_source_files@afx_hidd_fileopenafx_hidw_status_baraltera_devicesQanalysis_orderanalysis_terminologyanalyzeanalyzing_and_debugging_source_Eanalyzing_timingeanalyzing_timing_1kback_annotate_chip_commandKbackannotate_chipebenefits_of_using_fpga_compilerbulb_animation8hdl_47hdl_48hdl_5hdl_50hdl_51hdl_52hdl_53hdl_54hdl_55hdl_56hdl_57hdl_58hdl_6hdl_60hdl_61hdl_62hdl_63hdl_64hdl_65hdl_66hdl_67hdl_68hdl_69hdl_7hdl_70hdl_71hdl_72hdl_73hdl_74hdl_76hdl_77hdl_78hdl_79hdl_8hdl_80hdl_81hdl_82hdl_83hdl_84hdl_85hdl_86hdl_87hdl_90hdl_analyzephdl_coding_for_fpga_synthesishdl_coding_for_fpga_synthesis_1hdl_libraryhdl_line_numbersq8achieving_the_best_synthesis_reactel_devicesOactive_edgeadding_design_source_files@afx_hidd_fileopenafx_hidw_status_baraltera_devicesQanalysis_orderanalysis_terminologyanalyzeanalyzing_and_debugging_source_Eanalyzing_timingeanalyzing_timing_1kback_annotate_chip_commandKbackannotate_chipebenefits_of_using_fpga_compilerbulb_animation8!hdl_71hdl_72hdl_73hdl_74hdl_76hdl_77hdl_78hdl_79hdl_8hdl_80hdl_81hdl_82hdl_83hdl_84hdl_85hdl_86hdl_87hdl_9hdl_90hdl_91hdl_92hdl_93hdl_94hdl_95hdl_96hdl_97hdl_98hdl_99hdl_analyzephdl_coding_for_fpga_synthesishdl_coding_for_fpga_synthesis_1hdl_libraryhdl_line_numbersq8  achieving_the_best_synthesis_reactel_devicesOactive_edgeadding_design_source_files@afx_hidd_fileopenafx_hidw_status_baraltera_devicesQanalysis_orderanalysis_terminologyanalyzeanalyzing_and_debugging_source_Eanalyzing_timingeanalyzing_timing_1kback_annotate_chip_commandKbackannotate_chipebenefits_of_using_fpga_compilerbulb_animation8lucent_devicesVmixed_positive_and_negative_edgmodule_and_hierarchy_optimizatiLmodules_and_module_boundaries4modules_constraint_tableKmodules_constraint_table_after_Tmodules_constraint_table_after_Ymodules_constraint_table_icons[multicycle_pathWmultiple_device_design_flownew_librarybnew_library_namenew_subpathnonblocking_statementopened_project_windowzopening_the_schematic_windowoperatorMoperator_sharing.optimizing_a_design_implementatcother_supported_target_technolo]output_delayoutput_window_copy_commandoutput_window_defined8   "$&(*,.02468:<>@BDFachieving_the_best_synthesis_reactel_devicesOactive_edgeadding_design_source_files@afx_hidd_fileopenafx_hidw_status_baraltera_devicesQanalysis_orderanalysis_terminologyanalyzeanalyzing_and_debugging_source_Eanalyzing_timingeanalyzing_timing_1kback_annotate_chip_commandKbackannotate_chipebenefits_of_using_fpga_compilerbulb_animation8<>@BDFHJLNPRTVXZ\^`bdfhjlnprtvxachieving_the_best_synthesis_reactel_devicesOactive_edgeadding_design_source_files@afx_hidd_fileopenafx_hidw_status_baraltera_devicesQanalysis_orderanalysis_terminologyanalyzeanalyzing_and_debugging_source_Eanalyzing_timingeanalyzing_timing_1kback_annotate_chip_commandKbackannotate_chipebenefits_of_using_fpga_compilerbulb_animation8ve_95_ve_96ave_97cve_98everilog_function_constructvhdl_1yvhdl_10gvhdl_11ivhdl_12kvhdl_13mvhdl_15ovhdl_16qvhdl_17svhdl_18uvhdl_19wvhdl_2vhdl_20vhdl_2047{vhdl_2048}vhdl_2049vhdl_2060vhdl_2092vhdl_2099vhdl_21vhdl_2103vhdl_2111vhdl_function_constructview_results~view_schematic_command{viewing_errors_and_warningsviewing_fan_in_and_fan_out_coneviewing_optimized_schematicsviewing_schematicsrviewing_schematics_1vviewing_unoptimized_schematicswelcome_to_fpga_expressewhat_is_fpga_expresswhen_to_use_multiple_device_deswhen_to_use_performance_design_when_to_use_pushbutton_design_fxilinx_devicesYzooming_into_and_out_of_a_viewMapFileList]tempCEGraphicFilesZtempCEGraphicKeysZtempHBGraphicFilesZtempHBGraphicKeysZtempHHGraphicFilesZ8nprtvxz|~achieving_the_best_synthesis_reactel_devicesOactive_edgeadding_design_source_files@afx_hidd_fileopenafx_hidw_status_baraltera_devicesQanalysis_orderanalysis_terminologyanalyzeanalyzing_and_debugging_source_Eanalyzing_timingeanalyzing_timing_1kback_annotate_chip_commandKbackannotate_chipebenefits_of_using_fpga_compilerbulb_animation8vhdl_2131vhdl_2132vhdl_2142vhdl_2156vhdl_2157vhdl_2158vhdl_2159vhdl_2160vhdl_2161vhdl_2162vhdl_22vhdl_2204vhdl_2205vhdl_2206vhdl_2207vhdl_2230vhdl_2234vhdl_2237vhdl_2243vhdl_2244vhdl_2245vhdl_2246vhdl_2247vhdl_2248vhdl_2250vhdl_2252vhdl_function_constructview_results~view_schematic_command{viewing_errors_and_warningsviewing_fan_in_and_fan_out_coneviewing_optimized_schematicsviewing_schematicsrviewing_schematics_1vviewing_unoptimized_schematicswelcome_to_fpga_expressewhat_is_fpga_expresswhen_to_use_multiple_device_deswhen_to_use_performance_design_when_to_use_pushbutton_design_fxilinx_devicesYzooming_into_and_out_of_a_viewMapFileList]tempCEGraphicFilesZtempCEGraphicKeysZtempHBGraphicFilesZtempHBGraphicKeysZtempHHGraphicFilesZ8achieving_the_best_synthesis_reactel_devicesOactive_edgeadding_design_source_files@afx_hidd_fileopenafx_hidw_status_baraltera_devicesQanalysis_orderanalysis_terminologyanalyzeanalyzing_and_debugging_source_Eanalyzing_timingeanalyzing_timing_1kback_annotate_chip_commandKbackannotate_chipebenefits_of_using_fpga_compilerbulb_animation8vhdl_2252vhdl_2253vhdl_2254vhdl_2255vhdl_2256vhdl_2257vhdl_2260vhdl_2262vhdl_2263vhdl_2264vhdl_2270vhdl_2271vhdl_2280vhdl_2281vhdl_2282vhdl_2283vhdl_2284vhdl_232vhdl_265vhdl_266vhdl_267vhdl_268vhdl_269vhdl_270vhdl_271vhdl_272vhdl_function_constructview_results~view_schematic_command{viewing_errors_and_warningsviewing_fan_in_and_fan_out_coneviewing_optimized_schematicsviewing_schematicsrviewing_schematics_1vviewing_unoptimized_schematicswelcome_to_fpga_expressewhat_is_fpga_expresswhen_to_use_multiple_device_deswhen_to_use_performance_design_when_to_use_pushbutton_design_fxilinx_devicesYzooming_into_and_out_of_a_viewMapFileList]tempCEGraphicFilesZtempCEGraphicKeysZtempHBGraphicFilesZtempHBGraphicKeysZtempHHGraphicFilesZ8   achieving_the_best_synthesis_reactel_devicesOactive_edgeadding_design_source_files@afx_hidd_fileopenafx_hidw_status_baraltera_devicesQanalysis_orderanalysis_terminologyanalyzeanalyzing_and_debugging_source_Eanalyzing_timingeanalyzing_timing_1kback_annotate_chip_commandKbackannotate_chipebenefits_of_using_fpga_compilerbulb_animation8vhdl_272vhdl_273vhdl_274vhdl_275vhdl_276vhdl_277vhdl_278 vhdl_279 vhdl_3vhdl_7vhdl_function_constructview_results~view_schematic_command{view_tool_bar_command viewing_errors_and_warningsviewing_fan_in_and_fan_out_coneviewing_optimized_schematicsviewing_schematicsrviewing_schematics_1vviewing_unoptimized_schematicsvss_0vss_1avss_103vss_101vss_1015vss_1023vss_1033#vss_104%vss_105'vss_1065+vss_1081-vss_1084/vss_10851vss_1105vss_1177welcome_to_fpga_expressewhat_is_fpga_expresswhen_to_use_multiple_device_deswhen_to_use_performance_design_when_to_use_pushbutton_design_fxilinx_devicesYzooming_into_and_out_of_a_viewMapFileList]tempCEGraphicFilesZtempCEGraphicKeysZtempHBGraphicFilesZtempHBGraphicKeysZtempHHGraphicFilesZ8  "$&(,.02468:<>@BDFHJLachieving_the_best_synthesis_reactel_devicesOactive_edgeadding_design_source_files@afx_hidd_fileopenafx_hidw_status_baraltera_devicesQanalysis_orderanalysis_terminologyanalyzeanalyzing_and_debugging_source_Eanalyzing_timingeanalyzing_timing_1kback_annotate_chip_commandKbackannotate_chipebenefits_of_using_fpga_compilerbulb_animation8vss_1032!vss_1033#vss_104%vss_105'vss_1065+vss_1081-vss_1084/vss_10851vss_1105vss_1177vss_1189vss_119;vss_12Evss_120=vss_1210?vss_123Avss_1290Cvss_13Kvss_1300Gvss_139Ivss_140Mvss_1500Ovss_157Qvss_16Svss_18Uvss_19_vss_1904Wvss_1905Yvss_1906[vss_1907]vss_204cvss_206evss_235gvss_244ivss_297kwelcome_to_fpga_expressewhat_is_fpga_expresswhen_to_use_multiple_device_deswhen_to_use_performance_design_when_to_use_pushbutton_design_fxilinx_devicesYzooming_into_and_out_of_a_viewMapFileList]tempCEGraphicFilesZtempCEGraphicKeysZtempHBGraphicFilesZtempHBGraphicKeysZtempHHGraphicFilesZ8BDFHJLNPRTVXZ\^`bdfhjlnprtvxz|~achieving_the_best_synthesis_reactel_devicesOactive_edgeadding_design_source_files@afx_hidd_fileopenafx_hidw_status_baraltera_devicesQanalysis_orderanalysis_terminologyanalyzeanalyzing_and_debugging_source_Eanalyzing_timingeanalyzing_timing_1kback_annotate_chip_commandKbackannotate_chipebenefits_of_using_fpga_compilerbulb_animation8vss_19_vss_1904Wvss_1905Yvss_1906[vss_1907]vss_2ovss_204cvss_206evss_235gvss_244ivss_297kvss_298mvss_33qvss_34svss_35uvss_416wvss_46yvss_49{vss_50vss_501}vss_523vss_524vss_542vss_543vss_565vss_567vss_568vss_573vss_574vss_576vss_577vss_580vss_701vss_702vss_703welcome_to_fpga_expressewhat_is_fpga_expresswhen_to_use_multiple_device_deswhen_to_use_performance_design_when_to_use_pushbutton_design_fxilinx_devicesYzooming_into_and_out_of_a_viewMapFileList]tempCEGraphicFilesZtempCEGraphicKeysZtempHBGraphicFilesZtempHBGraphicKeysZtempHHGraphicFilesZ8tvxz|~achieving_the_best_synthesis_reactel_devicesOactive_edgeadding_design_source_files@afx_hidd_fileopenafx_hidw_status_baraltera_devicesQanalysis_orderanalysis_terminologyanalyzeanalyzing_and_debugging_source_Eanalyzing_timingeanalyzing_timing_1kback_annotate_chip_commandKbackannotate_chipebenefits_of_using_fpga_compilerbulb_animation8vss_567vss_568vss_573vss_574vss_576vss_577vss_580vss_701vss_702vss_703vss_704vss_71vss_74vss_770vss_773vss_782vss_793vss_80vss_805vss_806vss_807vss_808vss_809vss_81vss_811vss_815vss_82vss_86vss_87vss_871vss_876vss_89vss_964vss_98vss_996welcome_to_fpga_expressewhat_is_fpga_expresswhen_to_use_multiple_device_deswhen_to_use_performance_design_when_to_use_pushbutton_design_fxilinx_devicesYzooming_into_and_out_of_a_viewMapFileList]tempCEGraphicFilesZtempCEGraphicKeysZtempHBGraphicFilesZtempHBGraphicKeysZtempHHGraphicFilesZ /8/                   331380 331440 331520 331580 achieving_the_best_synthesis_rebulb_animationH8vss_815vss_82vss_86vss_87vss_871vss_876vss_89vss_964vss_98vss_996vss_998welcome_to_fpga_compiler_ii_ewelcome_to_fpga_compiler_ii_alt welcome_to_fpga_express what_is_fpga_express_when_to_use_multiple_device_deswhen_to_use_performance_design_when_to_use_pushbutton_design_fxilinx_devicesYzoom_full_command zoom_in_command zoom_out_command zooming_into_and_out_of_a_viewMapFileList]tempCEGraphicFilesZtempCEGraphicKeysZtempHBGraphicFilesZtempHBGraphicKeysZtempHHGraphicFilesZ8'hid_project_linkdesignhid_project_optimizehid_project_optionshid_project_removechiphid_project_removefilehid_project_removelibraryhid_project_reporthid_project_report_chiphid_project_report_filehid_project_report_libhid_project_report_projectphid_project_set_roothid_project_stophid_project_updatehid_project_update_forcehid_project_viewschematichid_project_viewsignalshid_pw_delete_subpathhid_pw_edit_subpathhid_pw_new_subpathhid_record_first< hid_record_last= hid_record_next> hid_record_prev? hid_sc_close hid_sc_maximize hid_sc_minimize hid_sc_move hid_sc_nextwindow hid_sc_prevwindow hid_sc_restore hid_sc_size hid_sc_tasklist hid_view_outputwindowhid_view_status_barhid_view_tipbarhid_view_toolbarhid_window_allhid_window_arrange8hidc_find_stringhidc_freqhidc_implem_name|hidc_lm_license_filehidc_module_compile{hidc_module_compile_1hidc_netlistpanectrl_fromhidc_netlistpanectrl_tohidc_newlib_namehidc_optimize_efflow hidc_optimize_effortxhidc_optimize_objarea hidc_optimize_objectivewhidc_opts_ask_directoryhidc_opts_clock_freqhidc_opts_default_fsm_enchidc_opts_default_fsm_enc_2hidc_opts_export_timespecshidc_opts_full_pathnameshidc_opts_insert_lcellshidc_opts_internal_editorhidc_opts_save_user_defaulthidc_opts_show_addfileshidc_opts_warn_before_delete8hid_ht_hscroll hid_ht_maxbutton hid_ht_minbutton hid_ht_nowhere hid_ht_size hid_ht_vscroll hid_indicator_busyhid_indicator_memhid_indicator_progresshid_next_pane4 hid_ole_edit_change_icon: hid_ole_edit_convert9 hid_ole_edit_links8 hid_ole_edit_properties; hid_ole_insert_new7 hid_popup_analyzefile hid_popup_linenumbers hid_popup_save hid_popup_undo hid_prev_pane5 hid_project_addfileshid_project_addlibraryhid_project_conpagehid_project_editconstraintshid_project_editfilehid_project_export_constraintsnhid_project_exportnetlisthid_project_implem8#active_edgeadding_design_source_files@afx_hidd_busyT afx_hidd_changeiconO afx_hidd_changesourceV afx_hidd_colorE afx_hidd_convertP afx_hidd_editlinksR afx_hidd_filebrowseS afx_hidd_fileopenafx_hidd_filesaveC afx_hidd_findH afx_hidd_fontD afx_hidd_insertobjectN afx_hidd_newtypedlgJ afx_hidd_objectpropertiesU afx_hidd_pastespecialQ afx_hidd_preview_shorttoolbarM afx_hidd_preview_toolbarL afx_hidd_printF afx_hidd_printdlgK afx_hidd_printsetupG afx_hidd_replaceI afx_hidp_arch_badclass afx_hidp_arch_badindex afx_hidp_arch_badschema afx_hidp_arch_endoffile afx_hidp_arch_generic afx_hidp_arch_none afx_hidp_arch_readonly afx_hidp_arch_writeonly afx_hidp_ask_to_discard afx_hidp_ask_to_save[ afx_hidp_ask_to_updatez afx_hidp_bad_verbw afx_hidp_parse_intc afx_hidw_status_baraltera_devicesQanalysis_orderanalysis_terminologyanalyzeanalyzing_and_debugging_source_Eanalyzing_timingeanalyzing_timing_1kback_annotate_chip_commandKbackannotate_chipebenefits_of_using_fpga_compilerbulb_animation8afx_hidp_dao_badbindinfo afx_hidp_dao_columnunavailable afx_hidp_dao_dfx_bind afx_hidp_dao_engine_initializat afx_hidp_dao_object_not_open afx_hidp_dao_rowtooshort afx_hidp_failed_access_readp afx_hidp_failed_access_writeq afx_hidp_failed_disk_fullo afx_hidp_failed_invalid_formatm afx_hidp_failed_invalid_pathn afx_hidp_failed_io_error_readr afx_hidp_failed_io_error_writes afx_hidp_failed_mapi_load afx_hidp_failed_mapi_send afx_hidp_failed_memory_allocb afx_hidp_failed_to_auto_registe} afx_hidp_failed_to_connectu afx_hidp_failed_to_convert~ afx_hidp_failed_to_create afx_hidp_failed_to_create_doc\ afx_hidp_failed_to_launchy afx_hidp_failed_to_launch_help_ afx_hidp_failed_to_notifyx afx_hidp_failed_to_open_docY afx_hidp_failed_to_register| afx_hidp_failed_to_update{ afx_hidp_file_access_denied afx_hidp_file_bad_path afx_hidp_file_bad_seek afx_hidp_file_dir_full afx_hidp_file_diskfull afx_hidp_file_eof afx_hidp_file_generic afx_hidp_file_hard_io afx_hidp_file_invalid_file afx_hidp_file_locking afx_hidp_file_none afx_hidp_file_not_found afx_hidp_file_remove_current afx_hidp_file_sharing afx_hidp_file_too_large] afx_hidp_file_too_many_open afx_hidp_get_not_supported afx_hidp_internal_failure` afx_hidp_invalid_filenameX afx_hidp_invalid_mapi_dll afx_hidp_no_error_availableW 8afx_hidp_parse_currencyl afx_hidp_parse_datetimek afx_hidp_parse_intc afx_hidp_parse_int_rangee afx_hidp_parse_radio_buttonh afx_hidp_parse_reald afx_hidp_parse_real_rangef afx_hidp_parse_string_sizeg afx_hidp_parse_uintj afx_hidp_server_busyv afx_hidp_set_not_supported afx_hidp_sql_api_conformance afx_hidp_sql_connect_fail afx_hidp_sql_data_truncated afx_hidp_sql_dynamic_cursor_not afx_hidp_sql_dynaset_not_suppor afx_hidp_sql_empty_column_list afx_hidp_sql_field_schema_misma afx_hidp_sql_illegal_mode afx_hidp_sql_incorrect_odbc afx_hidp_sql_lock_mode_not_supp afx_hidp_sql_multiple_rows_affe afx_hidp_sql_no_current_record afx_hidp_sql_no_data_found afx_hidp_sql_no_positioned_upda afx_hidp_sql_odbc_load_failed afx_hidp_sql_odbc_v2_required afx_hidp_sql_recordset_forward_ afx_hidp_sql_recordset_readonly afx_hidp_sql_row_fetch afx_hidp_sql_row_update_not_sup afx_hidp_sql_snapshot_not_suppo afx_hidp_sql_sql_conformance afx_hidp_sql_sql_no_total afx_hidp_sql_update_delete_fail afx_hidp_static_objectt afx_hidw_status_baraltera_devicesQanalysis_orderanalysis_terminologyanalyzeanalyzing_and_debugging_source_Eanalyzing_timingeanalyzing_timing_1kback_annotate_chip_commandKbackannotate_chipebenefits_of_using_fpga_compilerbulb_animation8afx_hidp_sql_odbc_load_failed afx_hidp_sql_odbc_v2_required afx_hidp_sql_recordset_forward_ afx_hidp_sql_recordset_readonly afx_hidp_sql_row_fetch afx_hidp_sql_row_update_not_sup afx_hidp_sql_snapshot_not_suppo afx_hidp_sql_sql_conformance afx_hidp_sql_sql_no_total afx_hidp_sql_update_delete_fail afx_hidp_static_objectt afx_hidw_dockbar_bottom afx_hidw_dockbar_float afx_hidw_dockbar_left afx_hidw_dockbar_right afx_hidw_dockbar_top afx_hidw_preview_bar afx_hidw_resize_bar afx_hidw_status_barafx_hidw_toolbar altera_devicesQanalysis_orderanalysis_terminologyanalyzeanalyzing_and_debugging_source_Eanalyzing_timingeanalyzing_timing_1kback_annotate_chip_commandKbackannotate_chipebenefits_of_using_fpga_compilerbulb_animation8afx_hidp_failed_to_start_print^ afx_hidp_failed_to_update{ afx_hidp_file_access_denied afx_hidp_file_bad_path afx_hidp_file_bad_seek afx_hidp_file_dir_full afx_hidp_file_diskfull afx_hidp_file_eof afx_hidp_file_generic afx_hidp_file_hard_io afx_hidp_file_invalid_file afx_hidp_file_locking afx_hidp_file_none afx_hidp_file_not_found afx_hidp_file_remove_current afx_hidp_file_sharing afx_hidp_file_too_large] afx_hidp_file_too_many_open afx_hidp_get_not_supported afx_hidp_internal_failure` afx_hidp_invalid_filenameX afx_hidp_invalid_mapi_dll afx_hidp_no_error_availableW 8hidr_fexptype_srvr_iphidr_filetree_srvr_ip hidr_hdledit hidr_mainframe&hidr_pdqtypehidr_popup hidr_popup1 hidr_popup_pin_controlhidr_popup_subpath_controlhints_on_managing_fpga_express_how_to_specify_timing_constrainhow_to_use_fpga_express_in_timii_o_pad_mappingidc_rootdesignidentify_source_in_libraryaidentify_sourcesidentifying_the_top_level_desigNif_statementimplementation_iconsimplementation_strategyzimplementation_terminologyinout_portlinput_delayV