8Raima Data Manager Version 3.308PasteFPGA-EDFN-1`Force Update;HDL-156;sHDL-260|HDL-390XImplementation Status IconskPaste-TileRVHDL-2092VHDL-7 ZBUTTON BAR#GRAPHICS\L_OKAY.BMP'8 331380 331440 331520 331580 About FPGA Compiler II / FPGA ExpressAchieving the Best Synthesis ResultsActive EdgeAdding Design Source FilesAAnalysis OrderAnalysis TerminologyAAnalyzeAnalyze FilevBack Annotate Chip commandUBackannotate Chipu8 Out of Date Z Z Z Z Z Z Z Z Z Z[unnamed]analyzeattr_passY8dialogs6fesfpgaofpgaexpYglobalimplemlpmmessagesnopto?port9projectschemntechnoltiming8opto?port9projectschemntechnoltiming8<DEFACRONYM5ADDRESS)BANNER BASE8ch1ch3 ch4ch5rchipscommands]8 Z Z Z Z Z Z Z Z Z Z [[unnamed]analyzeattr_passY8 Z Z [ [ [[unnamed]analyzeattr_passY8:3 [:4 [:5[:6[:7[:8[:9[FHTML - HTML Help3FHTML - InterHelp2FHTML - JavaHelp1FHTML - Windows CE4FWinHelp 3.1/FWinHelp 950F_XNF)8 FHTML - InterHelp2FHTML - JavaHelp1FHTML - Windows CE4FOthersFWinHelp 3.1/FWinHelp 950Ffae~Ffc2FfeqFfeaFfeoFfex8BLOCK TEXTHBODY+BODY TEXT BODY TEXT 2 BODY TEXT 2#1 BODY TEXT 2#2 BODY TEXT INDENT 2 BODY TEXT INDENT 3 BQ%BULLET1BULLET2BULLET3 BULLET4 BULLET5 8#DOT_SM.BMP#GRAPHICS\CREATE.BMP?#GRAPHICS\CREATIMX.BMP\#GRAPHICS\EXP_DC_SCRIPT.BMP#GRAPHICS\EXP_FC2_SCRIPT.BMP#GRAPHICS\EXP_NET_FC2.BMP#GRAPHICS\F_BUSY.BMP#GRAPHICS\F_MODOP2.BMPj#GRAPHICS\GATE_VIEW_X.BMPy#GRAPHICS\HDL EDITOR2.WMF#GRAPHICS\IC_BUSY.BMP #GRAPHICS\IC_ERR.BMP#GRAPHICS\IC_OKAY.BMP#GRAPHICS\IC_UPDAT.BMP 8NUMBER2NUMBER3NUMBER4NUMBER5OL!OL_LI"PPRE&STRONG,UL#UL_LI$XMP'#BULLET.BM!#DIAMOND.BMP8 H2H3H4H5H6HEADING 1@HEADING 1#1 HEADING 2AHEADING 3BLISTING(MENUMENU_LI NORMAL?NO_TAG*8PREFORMATTEDQ4SAMP3STRONG,TIP/NOTE HEADINGPTIP/NOTE TEXTQTT0UL#VAR/XMP'#3_15.GIF1#ACTEL_OPTION.GIFb#BULLET.BM!#DIAMOND.BMP8 CAPTION CITE.CODE1COMMANDWCOMMAND TEXTSDDDEFAULT PARAGRAPH FONTIDEFINITION LISTDEFINITION TERM!DFN6DTEM-FOOTNOTE REFERENCEKFOOTNOTE TEXTG8Analyzing TimingfKBenefits of Using FPGA Compiler II and FPGA Express:Clocks Constraint Entry.CopyCut1Design Flow OverviewX,Dont Touch`EEDFN-120UEditing an HDL Design SourcexTExit}Exporting Netlists for AlteraJFPGA Compiler II / FPGA Express Main Window>2FPGA-ANALYZE-XNF-14VFamilyO8 DIRH1HTMLBASENUMBER1  PRE&UL_LI$7#3_20TOP.GIFg=#ACTEL_OPTION.GIFb#DO-IT.BM! #GRAPHICS\F_MODOP2.BMPj@#GRAPHICS\IC_WARN.BMP#$$:2 [ FHTML - HTML Help3 8 KBD2LIST BULLETULIST BULLET 2 LIST NUMBERMLISTING(MENUMENU_LI NORMAL?NORMAL INDENTONORMAL INDENT 2NORMAL#1;NO_TAG*8DEF]^d!%ACRONYM5ADDRESS)BANNER BASE8DIR_LIDLDTEM-FOOTNOTE REFERENCEKFOOTNOTE TEXTG8 Popup Procedure Reference What's This Help Complete In Construction8Modules Constraint EntryQModules Constraint TableLModules Constraint Table After OptimizationUModules Constraint Table After Optimization_1ZModules Constraint Table Icons\Modules and Module Boundaries5Multicycle Path Multiple Device Design FlowNameNew`New LibraryNew Library NameNew Library Name_1New Subpath8 Opening the Schematic WindowOperator6Operator Sharing7Optimization EffortOptimization OptionsOptimize ChipOptimize for Speed or AreaOptimizing a Design ImplementationdOptionsOptions for Actel DevicesiOptions for Altera DeviceskOutput window copy commandOutput window save all pages commandOutput window save this page command8Export ConstraintsoExport DC Shell Script commandExport Design Compiler Script dialog boxExport FPGA Shell Script commandExport FPGA Shell Script dialog boxExport NetlistExport Netlist dialog boxExporting Constraints from an ImplementationExporting Netlists for LucentExporting Netlists for XilinxExternal Delay FPGA Compiler IIFPGA Compiler II / FPGA Express Design FlowsFPGA Compiler II / FPGA Express Functions8Save_1tSchematic ViewerSchematic Viewer FeaturesSelect Top-Level DesignSelect Top-Level Design for New ImplementationSequential ElementsSetting Up a Project:Setting the Target Clock FrequencyWShow Add Files dialog after creating projectShow full pathnames of source filesSkip Constraint EntrySlackSlew RateSource File Location8From / To Clear AllFrom / To SelectFrom / To Select AllFrom / To selection expressionFrom cell listGSR Inferencing>General Coding Styles for SynthesisGeneral HDL ConstructsGeneral OptionsGeneral Technology-Specific OptionsqGenerating Netlist Files~Generating Output{Generating a ReportGlobal Buffer Insertion+8 Zbufferdessourcemessagesn<% 6iAHS BASE 8 Top-Level DesignTop-Level Design_1%Tutorial"UndoUndo_1uUpdateUpdate ChipUpdate Optimized ImplementationUse FPGA Express internal source editorUsing HelpViewing SchematicssWarn before deleting files and chipsWelcome to FPGA Compiler II / FPGA Express!CWhat Are FPGA Compiler II and FPGA Express?8 Counts cumulative for all subhierarchyCreate / Edit Timing SubpathCreate ImplementationCreate Implementation dialog boxsCreate Implementation_1gCreate New Fexp ProjectCreate Project Report dialog boxZCreating Design Source Files9Creating a Project=Creating the Design ImplementationXCreating the Design Implementation_1ZCurrent value of LM_LICENSE_FILEDefine Path DelayDelete8$ $$$$$$$$$$$:1 [:10[8Primary PathPrimitive8Primitive Optimization9Project/Project File0Project Management'Project OptionsProject Options_1Project State1Project Status IconsProject WindowProject Window_1Push Down command Pushbutton Design Flow8 #GRAPHICS\P_ERROR.BMP#GRAPHICS\P_NEW.BMP#GRAPHICS\P_WARN.BMP#GRAPHICS\SUB_DIA.BMP#GRAPHICS\WIN1.BMP>#LUCENT_OPTION.GIF #SQUAR_SM.BMP #SUBPATH_AN_B.GIF #XILINX_OPTION.GIFc$$8$$$$$$$$$ $ $ $ :1 [:10[8 #GRAPHICS\IOCHIP.BMP #GRAPHICS\IOCHIP_D.BMP#GRAPHICS\IOCHIP_E.BMP #GRAPHICS\IOCHIP_W.BMP #GRAPHICS\IO_BUSY.BMP#GRAPHICS\I_CREATE.BMPP#GRAPHICS\I_EXPORT.BMP6#GRAPHICS\I_IDENT.BMPB#GRAPHICS\I_OPTIM.BMP3#GRAPHICS\I_REPORT.BMP|#GRAPHICS\I_UPDATE.BMPH#GRAPHICS\L_BUSY.BMP#GRAPHICS\L_ERROR.BMP#GRAPHICS\PATH_RC_NC.BMP28$ $ $ $ $ $$$"$-$1$2$3:1 [:10[8!%CXa  0ACRONYM5ADDRESS)BANNER BASE8#GRAPHICS\L_WARN.BMP#GRAPHICS\METHOD.BMP #GRAPHICS\MOD_CC_.BMPO#GRAPHICS\MOD_NC.BMP]#GRAPHICS\NEW_PROD.BMP#GRAPHICS\OUTWIN.BMP#GRAPHICS\PATHS CONSTRAINT TABLE A2.WMF-#GRAPHICS\PATH_FC_NC.BMP3#GRAPHICS\PATH_HL_NC.BMP4#GRAPHICS\PATH_LL_NC.BMP5#GRAPHICS\PATH_PI_NC.BMP"#GRAPHICS\PATH_PO_NC.BMP1#GRAPHICS\PATH_RC_NC.BMP2#GRAPHICS\PATH_SB_NC.BMP68 &#GRAPHICS\PATH_FC_NC.BMP34#GRAPHICS\P_BUSY.BMP!$$"$$$"($O3$ 9$G<$j?$:2 [ FHTML - HTML Help3 8$-$1$2$3$4$5$6$O$]$b$c$:1 [:10[8 Path DelayPath Delay_1Paths Constraint Entry$Paths Constraint TablePaths Constraint Table After Optimization,Paths Constraint Table Icons0Performance (Constraint-Driven) Design FlowPeriodPlace and Route Chip commandPorts Constraint Entry=Ports Constraint Entry_1GPorts Constraint Table8Ports Constraint Table After OptimizationJPreserve Hierarchyd8Nonblocking StatementsOpencOpen Recently Used ProjectsOpen Recently Used Project_1uOpen Recently Used Project_2wOpen Recently Used Project_3yOpen WindowOpen_18 Stepping Into and Out of the Chip HierarchySub-path NameSummarySupported Architectures-Supported Architectures_1KSynopsys Web SiteSynthesizing the DesignJTechnology-Specific Options_Technology-Specific Options_1gThree-State DriverThree-State InferenceThree-State Output PortTips on Using FPGA Compiler II / FPGA Express*To cell list8 Design Sources Window@DeviceDiagnose License ProblemDialog Box HelpDifferences Between Variables and SignalsDirectionDisabled AreasDo Not Insert I/O PadsDo Not Insert I/O Pads_1Editing Constraint Table EntriesEmpty FieldsEntering Design Constraints and Controls^Entering Design Constraints and Controls_1`Error Messages8 )Place and Route CommandCBPrevious Error Project Options_1Quick TourCResistanceSavehSetting the Target Clock FrequencyWPSource File Status Icons8Status Bar_1+Using LPMs>Verilog Function ConstructQViewing Schematics_1wG Overview Needs Review8 Clocks Constraint TableClocks Constraint Table After OptimizationClosefColumnsCombo SelectionConstraint Page TabsContext MenusContext-Sensitive HelpConventions for Name Suffixes8Implementation StrategyImplementation TerminologyImport ConstraintsjImporting Constraints into an ImplementationInout PortInput Delay Input Register DelayInterpreting the Symbols in an Unoptimized SchematicIntroduction to FPGA Scripting Tool (FST)Invoking FSTLBR-10LBR-11LPMCLPM Options8 Options for Xilinx DevicesoOther Supported Target Technologies^Output DelayOutput WindowOutput Window_1Output window copy commandOutput window save all pages commandOutput window save this page commandPad ConstraintsPad MappingPartitioning for Synthesis8 Default Port TypeDefault RowDefault Timing ValuesDefault ValuesDefault clock frequency when creating new chipDefine ClockDefine Path DelayDelayDelay_1DeleteDelete ChipDelete SubpathDesign Flow Iteration8FPGA Compiler II and FPGA Express in Your Design FlowFPGA ExpressFPGA Netlist Files.FPGA-ANALYZE-XNF-10FPGA-ANALYZE-XNF-11FPGA-ANALYZE-XNF-12FPGA-ANALYZE-XNF-13FPGA-ANALYZE-XNF-14FPGA-ANALYZE-XNF-15FST Command OverviewFST Compatibility with FPGA Compiler II / FPGA ExpressFST Man PagesFST Summary of FeaturesFalling Edge8$]$b$c$$$$$ $1$3$6$>:1 [:10[8#GRAPHICS\PATH_HL_NC.BMP4#GRAPHICS\PATH_LL_NC.BMP5#GRAPHICS\PATH_PI_NC.BMP"#GRAPHICS\PATH_PO_NC.BMP1#GRAPHICS\PATH_RC_NC.BMP2#GRAPHICS\PATH_SB_NC.BMP68Global Set / Reset (GSR)=Global Set and Reset Terminology:Global buffer*Glossary+Guidelines for CodingGuidelines for ExpressionsGuidelines for FunctionsGuidelines for MacrosHDL Coding for FPGA Synthesis5HDL Coding for FPGA Synthesis_1HDL Library!Hand-Instantiated PadsHelp TopicsHow to Specify Timing Constraints807;[ainACRONYM5ADDRESS)BANNER BASE8VAR/XMP'#3_12.GIFG#3_15.GIF1#3_17.GIFM#3_19.GIFb#3_20BOTTOM.GIFh#3_20TOP.GIFg#3_21.GIFp#3_9.GIFD#ACTEL_OPTION.GIFb#BULLET.BM!#CHIPS.GIFo#DIAMOND.BMP8 Source Files2Specific EntrySpecific License LocationSpecifying the Target ArchitectureRSpecifying the Target Architecture_1TSpeed GradeSplitStarting Work in FPGA Compiler II / FPGA Express'Status Bar8$1$3$6$>$?$B$D$G$H$M$P$\:1 [:10[8 BusBus Naming Style CascadeCase SensitiveCase StatementsCell CountsCheck shared license locationChips Window_Chips Window_1ClockClock FrequencyClock Signal DefinitionsClock and Global Signal Mapping8General HDL ConstructsNGlobal Buffer TerminologyN5Guidelines for ModulesMHDL-104hHDL-112iHDL-123jHDL-147)lHDL-156;mHDL-165LnHDL-177^oHDL-187ppHDL-195qHDL-207rHow to Use FPGA Compiler II / FPGA Express in Timing AnalysisF8$H$M$P$\$b$g$h$j$o$p$q$t:1 [:10[8#3_21.GIFp#3_22.GIFq#3_23.GIFt#3_27.GIFx#3_29.GIF#3_7.GIF #3_9.GIFD#ACTEL_OPTION.GIFb#ALTERA_OPTION.GIF #BULLET.BM!#CHIPS.GIFo#CONSTR_TABL.GIF #DESIGN_SOURCES.GIF#DIAMOND.BMP8Using Meaningful and Efficient NamesUsing One Naming Style to Distinguish Separate WordsUsing the Viewer with the Time Tracker WindowUsing the Vista Schematic WindowVE-00VE-1JVE-10:VE-1032VE-1086VE-1098VE-112<VHDL Function ConstructVariables and Attributes in FSTVendor~8$o$p$q$t$x$y$|$$$$ $ :1 [:10[8#GRAPHICS\GATE_VIEW_X.BMPy#GRAPHICS\HDL EDITOR2.WMF#GRAPHICS\IC_BUSY.BMP #GRAPHICS\IC_ERR.BMP#GRAPHICS\IC_OKAY.BMP#GRAPHICS\IC_UPDAT.BMP 8nACRONYM5ADDRESS)BANNER BASE8 Point-to-Point TimingPop Up command Port Pad TypePort and Pad TerminologyVPorts Constraint Entry=Ports Constraint Entry_1GPorts Constraint Table8Ports Constraint Table After OptimizationJPreserve HierarchydPreserving Pads8Refresh All TimingRegister InferenceRegister Retiming with FPGA Compiler IIRegisters Constraint Entry Registers Constraint TAble Registers Constraint Table After Optimization RemovekReportqResistor PadResizing the Shell Window on PC InstallationsRising EdgeRowsRunning the FPGA Scripting ToolSTOP8 Timing GroupTiming Group_1Timing PathTiming SubpathsTiming TerminologyTip BarTip Bar_1Tips on Using FPGA Compiler II / FPGA Express*To cell list8EDFN-102EDFN-103EDFN-104EDFN-105EDFN-106EDFN-116EDFN-117EDFN-120Edit ConstraintsEdit Constraints commandEdit FilehEdit File nameEdit SubpathEditing Constraint Table Entries8I/O Pad MappingIdentify Source in iIdentify SourcesIdentify Sources_1Identifying Source FilesIdentifying the Top-Level DesignOIf StatementsImplementation Name}H8 Viewing Unoptimized SchematicsWarn before deleting files and chipsWelcome to FPGA Compiler II Altera Edition! Welcome to FPGA Compiler II! FPGA Express!CWelcome to FPGA Express What is FPGA Express? II and FPGA Express?When Actel Is the Target TechnologyPWhen Altera Is the Target TechnologyRWhen Lucent Is the Target TechnologyWWhen to Use Performance Design FlowWhen to Use Pushbutton Design FlowZoom Full command Zoom In command Zooming Into and Out of a View8ACRONYM5ADDRESS)BANNER BASE8 Launching the Program%Library Status IconsLightbulbLine NumberswLinking$List of cellsLogic to Memory Mapping Match whole word onlyMixed Positive- and Negative-Edge Triggered Flip-Flops8Exporting Netlists for LucentExporting Netlists for XilinxExternal Delay FPGA Compiler IIFPGA Compiler II / FPGA Express Design FlowsFPGA Compiler II / FPGA Express Functions8Analyzing Timing_1lAnalyzing and Debugging Source FilesFArrange IconsAsk before creating directoryBack Annotate Chip commandUBackannotate Chipu8NameNew`New LibraryNew Library NameNew Library Name_1New Library_1jNew Subpath8 HDL Coding for FPGA Synthesis5HDL Coding for FPGA Synthesis_1HDL EditornHDL Library!HDL-1HDL-10HDL-100HDL-101HDL-103HDL-106Hand-Instantiated PadsHelp TopicsHints on Managing FPGA Compiler II / FPGA Express WindowsHow to Specify Timing Constraints8General OptionsGeneral Technology-Specific OptionsqGenerating Netlist Files~Generating Output{Generating a ReportGlobal Buffer Insertion+8Fill DownFind AgainFind Schematic Object command Find StringFind TextFinding Help and Information)Flip-Flop 8Show Add Files dialog after creating projectShow full pathnames of source filesSkip Constraint EntrySlackSlew RateSource File Location8View ResultsView Schematic commandView Tool Bar command Viewing Errors and WarningsViewing Fan-In and Fan-Out ConesViewing Optimized SchematicsViewing Schematicss8DTool BarUsing LPMs>VE-1044VE-124FVE-54XVHDL Function ConstructVHDL-17tVHDL-2092VHDL-2156VHDL-2205Verilog Function ConstructQViewing Schematics_1wG Overview Needs Review8B3FACRONYM5ADDRESS)BANNER BASE8EditorlElaboration"Empty FieldsEnable Verilog Preprocessor Entering Design Constraints and Controls^Entering Design Constraints and Controls_1`Error Messages8 EDFN-121EDFN-122EDFN-123EDFN-127Edit ConstraintsEdit Constraints commandEdit FilehEdit File nameEdit SubpathEditing Constraint Table Entries8FPGA-ANALYZE-XNF-15FPGA-ANALYZE-XNF-18FPGA-ANALYZE-XNF-19FPGA-ANALYZE-XNF-20FPGA-ANALYZE-XNF-21FPGA-ANALYZE-XNF-22FPGA-ANALYZE-XNF-23FPGA-ANALYZE-XNF-24FPGA-ANALYZE-XNF-27FST Command OverviewFST Compatibility with FPGA Compiler II / FPGA ExpressFST Man PagesFST Summary of FeaturesFalling Edge8UEditing an HDL Design SourcexTExit}Exporting Netlists for AlteraJFPGA Compiler II / FPGA Express Main Window>2FPGA-ANALYZE-XNF-14VFPGA-ANALYZE-XNF-24XFPGA-CHECK-4 YFPGA-EDFN-1ZFPGA-EDFN-O2A-2-[FPGA-EDFN-XLU-2=\FPGA-ELABORATE-HDL-2M]FPGA-EXTERNAL-edif2hnl-4]^FPGA-GSRMAP-14m_FamilyO8FPGA-ANALYZE-XNF-27FPGA-ANALYZE-XNF-29FPGA-ANALYZE-XNF-30FPGA-ANALYZE-XNF-8FPGA-CHECK-1 FPGA-CHECK-10FPGA-CHECK-2 FPGA-CHECK-4 FPGA-CHECK-5FST Command OverviewFST Compatibility with FPGA Compiler II / FPGA ExpressFST Man PagesFST Summary of FeaturesFalling Edge8FPGA-CHECK-5FPGA-CHECK-6FPGA-CHECK-7FPGA-CHECK-9FPGA-CLEAN-2FPGA-DRCFIX-1FPGA-DRCFIX-2FPGA-EDFN-1FPGA-EDFN-ALT-1FST Command OverviewFST Compatibility with FPGA Compiler II / FPGA ExpressFST Man PagesFST Summary of FeaturesFalling Edge8FPGA-EDFN-ALT-1FPGA-EDFN-ALT-2!FPGA-EDFN-ALT-3#FPGA-EDFN-ALT-4%FPGA-EDFN-ALT-5'FPGA-EDFN-ALT-6)FPGA-EDFN-O2A-1+FPGA-EDFN-O2A-2-FPGA-EDFN-O2A-3/FST Command OverviewFST Compatibility with FPGA Compiler II / FPGA ExpressFST Man PagesFST Summary of FeaturesFalling Edge8FPGA-EDFN-O2A-3/FPGA-EDFN-O2A-41FPGA-EDFN-O2A-53FPGA-EDFN-O2A-65FPGA-EDFN-XLU-1;FPGA-EDFN-XLU-107FPGA-EDFN-XLU-119FPGA-EDFN-XLU-2=FPGA-EDFN-XLU-3?FST Command OverviewFST Compatibility with FPGA Compiler II / FPGA ExpressFST Man PagesFST Summary of FeaturesFalling Edge8FPGA-EDFN-XLU-3?FPGA-EDFN-XLU-4AFPGA-EDFN-XLU-5CFPGA-EDFN-XLU-6EFPGA-EDFN-XLU-7GFPGA-EDFN-XLU-8IFPGA-EDFN-XLU-9KFPGA-ELABORATE-HDL-2MFPGA-ELABORATE-HDL-3OFST Command OverviewFST Compatibility with FPGA Compiler II / FPGA ExpressFST Man PagesFST Summary of FeaturesFalling Edge8FPGA-ELABORATE-HDL-3OFPGA-EXPORT-2QFPGA-EXPORT-3SFPGA-EXTERNAL-edif-read-unknownUFPGA-EXTERNAL-edif2hnl-1WFPGA-EXTERNAL-edif2hnl-2YFPGA-EXTERNAL-edif2hnl-3[FPGA-EXTERNAL-edif2hnl-4]FPGA-GNRC-PMAP-0_FST Command OverviewFST Compatibility with FPGA Compiler II / FPGA ExpressFST Man PagesFST Summary of FeaturesFalling Edge8FPGA-GNRC-PMAP-0_FPGA-GNRC-PMAP-1aFPGA-GNRC-SMAP-0cFPGA-GSRMAP-1qFPGA-GSRMAP-10eFPGA-GSRMAP-11gFPGA-GSRMAP-12iFPGA-GSRMAP-13kFPGA-GSRMAP-16oFST Command OverviewFST Compatibility with FPGA Compiler II / FPGA ExpressFST Man PagesFST Summary of FeaturesFalling Edge8FPGA-GSRMAP-16oFPGA-GSRMAP-2sFPGA-GSRMAP-3uFPGA-GSRMAP-4wFPGA-GSRMAP-5yFPGA-GSRMAP-6{FPGA-GSRMAP-7}FPGA-GSRMAP-8FPGA-GSRMAP-9FST Command OverviewFST Compatibility with FPGA Compiler II / FPGA ExpressFST Man PagesFST Summary of FeaturesFalling Edge8 ZFPGA-EDFN-O2A-2-[FPGA-EDFN-XLU-2=\FPGA-ELABORATE-HDL-2M]FPGA-EXTERNAL-edif2hnl-4]^FPGA-GSRMAP-14m_FPGA-GSRMAP-8aFPGA-LINK-17bFPGA-LINK-7cFPGA-PADMAP-5dFPGA-SEQMAP-5eFPGA-TECH-1fFPGA-lct-1gFamilyO8FPGA-GSRMAP-9FPGA-IMPLEMENT-WRONG-PARTFPGA-INVALID-CHIP-1FPGA-LINK-1FPGA-LINK-12FPGA-LINK-14FPGA-LINK-15FPGA-LINK-16FPGA-LINK-18FST Command OverviewFST Compatibility with FPGA Compiler II / FPGA ExpressFST Man PagesFST Summary of FeaturesFalling Edge8FPGA-LINK-18FPGA-LINK-19FPGA-LINK-2FPGA-LINK-3FPGA-LINK-4FPGA-LINK-5FPGA-LINK-6FPGA-LINK-7FPGA-LINK-9FST Command OverviewFST Compatibility with FPGA Compiler II / FPGA ExpressFST Man PagesFST Summary of FeaturesFalling Edge8FPGA-LINK-9FPGA-ORCA3C-PADMAP-1FPGA-ORCA3C-PADMAP-2FPGA-PADMAP-1FPGA-PADMAP-2FPGA-PADMAP-3FPGA-PADMAP-4FPGA-PADMAP-5FPGA-PADMAP-6FST Command OverviewFST Compatibility with FPGA Compiler II / FPGA ExpressFST Man PagesFST Summary of FeaturesFalling Edge8FPGA-PADMAP-6FPGA-PLACE-AND-ROUTE-ERRORFPGA-PLACE-AND-ROUTE-WARNINGFPGA-SEQMAP-1FPGA-SEQMAP-2FPGA-SEQMAP-3FPGA-SEQMAP-4FPGA-SEQMAP-5FPGA-SEQMAP-6FST Command OverviewFST Compatibility with FPGA Compiler II / FPGA ExpressFST Man PagesFST Summary of FeaturesFalling Edge8FPGA-SEQMAP-6FPGA-SEQMAP-7FPGA-TC-0FPGA-TC-1FPGA-TC-2FPGA-TC-3FPGA-TC-4FPGA-TECH-1FPGA-alt-acf-0FST Command OverviewFST Compatibility with FPGA Compiler II / FPGA ExpressFST Man PagesFST Summary of FeaturesFalling Edge8FPGA-alt-acf-0FPGA-alt-acf-1FPGA-alt-acf-2FPGA-alt-acf-3FPGA-dm-hdlc-informationFPGA-dm-hdlc-read-magicFPGA-dm-hdlc-unknownFPGA-lct-1FPGA-lpm-0FST Command OverviewFST Compatibility with FPGA Compiler II / FPGA ExpressFST Man PagesFST Summary of FeaturesFalling Edge8 FPGA-lpm-0FPGA-lpm-1FPGA-pmap-17FPGA-pmap-18FPGA-tmap-4FPGA-ucf-1FSM State Assignment FST Command OverviewFST Compatibility with FPGA Compiler II / FPGA ExpressFST Man PagesFST Summary of FeaturesFalling Edge8HDL-105HDL-106HDL-107HDL-108HDL-109HDL-11HDL-110HDL-111HDL-113 HDL-114 Hand-Instantiated PadsHelp TopicsHints on Managing FPGA Compiler II / FPGA Express WindowsHow to Specify Timing Constraints8HDL-113 HDL-114 HDL-115 HDL-116HDL-117HDL-118HDL-12HDL-123HDL-124HDL-127Hand-Instantiated PadsHelp TopicsHints on Managing FPGA Compiler II / FPGA Express WindowsHow to Specify Timing Constraints8HDL-124HDL-127HDL-130HDL-131!HDL-139#HDL-14/HDL-140%HDL-146'HDL-148+HDL-149-Hand-Instantiated PadsHelp TopicsHints on Managing FPGA Compiler II / FPGA Express WindowsHow to Specify Timing Constraints8 /Interpreting the Symbols in an Unoptimized SchematicLBR-15LBR-23LBR-30Latch IModule and Hierarchy Optimization TerminologyJMultiple Device Design FlowLNext Error*Opened Project{Options for Lucent Devicesm08HDL-148+HDL-149-HDL-15AHDL-1501HDL-1513HDL-1525HDL-1547HDL-1559HDL-158=HDL-159?Hand-Instantiated PadsHelp TopicsHints on Managing FPGA Compiler II / FPGA Express WindowsHow to Specify Timing Constraints8HDL-158=HDL-159?HDL-16RHDL-160DHDL-162FHDL-163HHDL-164JHDL-165LHDL-167NHDL-169PHand-Instantiated PadsHelp TopicsHints on Managing FPGA Compiler II / FPGA Express WindowsHow to Specify Timing Constraints8HDL-167NHDL-169PHDL-17dHDL-170THDL-173VHDL-174XHDL-175ZHDL-176\HDL-178`HDL-179bHand-Instantiated PadsHelp TopicsHints on Managing FPGA Compiler II / FPGA Express WindowsHow to Specify Timing Constraints8HDL-178`HDL-179bHDL-18vHDL-180fHDL-183hHDL-184jHDL-185lHDL-186nHDL-188rHDL-189tHand-Instantiated PadsHelp TopicsHints on Managing FPGA Compiler II / FPGA Express WindowsHow to Specify Timing Constraints8HDL-188rHDL-189tHDL-19HDL-190xHDL-191zHDL-193|HDL-194~HDL-195HDL-200HDL-201Hand-Instantiated PadsHelp TopicsHints on Managing FPGA Compiler II / FPGA Express WindowsHow to Specify Timing Constraints8 HDL-2HDL-20HDL-200HDL-201HDL-202HDL-203HDL-204HDL-205HDL-206HDL-209Hand-Instantiated PadsHelp TopicsHints on Managing FPGA Compiler II / FPGA Express WindowsHow to Specify Timing Constraints8HDL-208HDL-209HDL-21HDL-211HDL-213HDL-22HDL-220HDL-222HDL-224HDL-225Hand-Instantiated PadsHelp TopicsHints on Managing FPGA Compiler II / FPGA Express WindowsHow to Specify Timing Constraints8mHDL-165LnHDL-177^oHDL-187ppHDL-195qHDL-207rHDL-223tHDL-234uHDL-260vHDL-285wHDL-295xHDL-303yHDL-320zHDL-330"{How to Use FPGA Compiler II / FPGA Express in Timing AnalysisF8HDL-224HDL-225HDL-227HDL-23HDL-230HDL-231HDL-232HDL-233HDL-235HDL-236Hand-Instantiated PadsHelp TopicsHints on Managing FPGA Compiler II / FPGA Express WindowsHow to Specify Timing Constraints8HDL-235HDL-236HDL-240HDL-241HDL-25HDL-250HDL-26HDL-260HDL-270HDL-272Hand-Instantiated PadsHelp TopicsHints on Managing FPGA Compiler II / FPGA Express WindowsHow to Specify Timing Constraints8HDL-27HDL-270HDL-272HDL-28HDL-281HDL-282HDL-283HDL-284HDL-287HDL-288Hand-Instantiated PadsHelp TopicsHints on Managing FPGA Compiler II / FPGA Express WindowsHow to Specify Timing Constraints8HDL-287HDL-288HDL-289HDL-29HDL-290HDL-292HDL-293HDL-294HDL-296HDL-297Hand-Instantiated PadsHelp TopicsHints on Managing FPGA Compiler II / FPGA Express WindowsHow to Specify Timing Constraints8 HDL-296HDL-297HDL-298HDL-299HDL-3nHDL-30 HDL-300HDL-301HDL-302HDL-305Hand-Instantiated PadsHelp TopicsHints on Managing FPGA Compiler II / FPGA Express WindowsHow to Specify Timing Constraints8HDL-304HDL-305HDL-306HDL-307HDL-308 HDL-31HDL-312HDL-32 HDL-321HDL-322Hand-Instantiated PadsHelp TopicsHints on Managing FPGA Compiler II / FPGA Express WindowsHow to Specify Timing Constraints8HDL-321HDL-322HDL-325HDL-326HDL-327HDL-328HDL-33$HDL-330"HDL-34&HDL-350(Hand-Instantiated PadsHelp TopicsHints on Managing FPGA Compiler II / FPGA Express WindowsHow to Specify Timing Constraints8HDL-34&HDL-350(HDL-351*HDL-352,HDL-353.HDL-3540HDL-369HDL-3602HDL-3615HDL-3627Hand-Instantiated PadsHelp TopicsHints on Managing FPGA Compiler II / FPGA Express WindowsHow to Specify Timing Constraints8vHDL-285wHDL-295xHDL-303yHDL-320zHDL-330"{HDL-3602}HDL-382E~HDL-390XHDL-398hHDL-43|HDL-54HDL-63HDL-71How to Use FPGA Compiler II / FPGA Express in Timing AnalysisF8HDL-3615HDL-3627HDL-37?HDL-370;HDL-371=HDL-38VHDL-380AHDL-381CHDL-383HHDL-384JHand-Instantiated PadsHelp TopicsHints on Managing FPGA Compiler II / FPGA Express WindowsHow to Specify Timing Constraints8HDL-383HHDL-384JHDL-385LHDL-386NHDL-387PHDL-388RHDL-389THDL-39lHDL-391ZHDL-392\Hand-Instantiated PadsHelp TopicsHints on Managing FPGA Compiler II / FPGA Express WindowsHow to Specify Timing Constraints8HDL-391ZHDL-392\HDL-393^HDL-394`HDL-395bHDL-396dHDL-397fHDL-398hHDL-399jHDL-400pHand-Instantiated PadsHelp TopicsHints on Managing FPGA Compiler II / FPGA Express WindowsHow to Specify Timing Constraints8HDL-399jHDL-4HDL-40vHDL-400pHDL-401rHDL-402tHDL-41xHDL-42zHDL-44~HDL-47Hand-Instantiated PadsHelp TopicsHints on Managing FPGA Compiler II / FPGA Express WindowsHow to Specify Timing Constraints8HDL-44~HDL-47HDL-48HDL-5HDL-50HDL-51HDL-52HDL-53HDL-55HDL-56Hand-Instantiated PadsHelp TopicsHints on Managing FPGA Compiler II / FPGA Express WindowsHow to Specify Timing Constraints8HDL-55HDL-56HDL-57HDL-58HDL-6HDL-60HDL-61HDL-62HDL-64HDL-65Hand-Instantiated PadsHelp TopicsHints on Managing FPGA Compiler II / FPGA Express WindowsHow to Specify Timing Constraints8HDL-64HDL-65HDL-66HDL-67HDL-68HDL-69HDL-7HDL-70HDL-72HDL-73Hand-Instantiated PadsHelp TopicsHints on Managing FPGA Compiler II / FPGA Express WindowsHow to Specify Timing Constraints8HDL-72HDL-73HDL-74HDL-76HDL-77HDL-78HDL-79HDL-8HDL-81HDL-82Hand-Instantiated PadsHelp TopicsHints on Managing FPGA Compiler II / FPGA Express WindowsHow to Specify Timing Constraints8HDL-398hHDL-43|HDL-54HDL-63HDL-71HDL-80HDL-90How to Use FPGA Compiler II / FPGA Express in Timing AnalysisF8HDL-81HDL-82HDL-83HDL-84HDL-85HDL-86HDL-87HDL-9HDL-91HDL-92Hand-Instantiated PadsHelp TopicsHints on Managing FPGA Compiler II / FPGA Express WindowsHow to Specify Timing Constraints8 HDL-91HDL-92HDL-93HDL-94HDL-95HDL-96HDL-97HDL-98HDL-99Hand-Instantiated PadsHelp TopicsHints on Managing FPGA Compiler II / FPGA Express WindowsHow to Specify Timing Constraints8Introduction to FPGA Scripting Tool (FST)Invoking FSTLBR-1LBR-10LBR-11LBR-12LBR-13LBR-14LBR-16LBR-17LBR-18LBR-19LPMCLPM Options8LBR-16LBR-17LBR-18LBR-19LBR-2LBR-20LBR-21LBR-22LBR-24 LBR-25 LBR-26LBR-27LPMCLPM Options8LBR-24 LBR-25 LBR-26LBR-27LBR-28LBR-29LBR-3 LBR-30LBR-31LBR-32LBR-33LBR-4"LPMCLPM Options8 LBR-31LBR-32LBR-33LBR-4"LBR-5(LBR-50$LBR-51&LBR-6*LBR-7,LBR-9.LPMCLPM Options8VE-1086VE-1098VE-112<VE-120>VE-121@VE-122BVE-123DVE-124FVE-125HVE-21LVE-25NVHDL Function ConstructVariables and Attributes in FSTVendor~8VE-125HVE-21LVE-25NVE-41PVE-50RVE-52TVE-53VVE-54XVE-57ZVE-60\VE-7^VHDL Function ConstructVariables and Attributes in FSTVendor~8VE-57ZVE-60\VE-7^VE-95`VE-96bVE-97dVE-98fVHDL Function ConstructVHDL-10hVHDL-11jVHDL-12lVHDL-13nVariables and Attributes in FSTVendor~8VHDL-1zVHDL-10hVHDL-11jVHDL-12lVHDL-13nVHDL-15pVHDL-16rVHDL-17tVHDL-18vVHDL-19xVHDL-2047|VHDL-2048~Variables and Attributes in FSTVendor~8VHDL-18vVHDL-19xVHDL-2VHDL-20VHDL-2047|VHDL-2048~VHDL-2049VHDL-2060VHDL-2099VHDL-2103VHDL-2111VHDL-2112Variables and Attributes in FSTVendor~8VHDL-2099VHDL-21VHDL-2103VHDL-2111VHDL-2112VHDL-2131VHDL-2132VHDL-2142VHDL-2157VHDL-2158VHDL-2159VHDL-2160Variables and Attributes in FSTVendor~8VHDL-2157VHDL-2158VHDL-2159VHDL-2160VHDL-2161VHDL-2162VHDL-22VHDL-2204VHDL-2206VHDL-2207VHDL-2230VHDL-2234Variables and Attributes in FSTVendor~8VHDL-2206VHDL-2207VHDL-2230VHDL-2234VHDL-2237VHDL-2243VHDL-2244VHDL-2245VHDL-2246VHDL-2247VHDL-2248VHDL-2250Variables and Attributes in FSTVendor~8VHDL-2156VHDL-2205VHDL-2245VHDL-2254VHDL-2270VHDL-265VHDL-273VHDL-7VSS-104&VSS-118:Verilog Function ConstructQViewing Schematics_1wG Overview Needs Review8VHDL-2246VHDL-2247VHDL-2248VHDL-2250VHDL-2251VHDL-2252VHDL-2253VHDL-2254VHDL-2255VHDL-2256VHDL-2257VHDL-2260Variables and Attributes in FSTVendor~8VHDL-2255VHDL-2256VHDL-2257VHDL-2260VHDL-2262VHDL-2263VHDL-2264VHDL-2270VHDL-2271VHDL-2280VHDL-2281VHDL-2282Variables and Attributes in FSTVendor~8 )*ACRONYM5ADDRESS)BANNER BASE8VHDL-2271VHDL-2280VHDL-2281VHDL-2282VHDL-2283VHDL-2284VHDL-232VHDL-265VHDL-266VHDL-267VHDL-268VHDL-269Variables and Attributes in FSTVendor~8VHDL-266VHDL-267VHDL-268VHDL-269VHDL-270VHDL-271VHDL-272VHDL-273VHDL-274VHDL-275VHDL-276VHDL-277 Variables and Attributes in FSTVendor~8VHDL-274VHDL-275VHDL-276VHDL-277 VHDL-278 VHDL-279 VHDL-3VHDL-7VSS-0VSS-101VSS-1015VSS-1023Variables and Attributes in FSTVendor~8 VSS-0VSS-1bVSS-104VSS-101VSS-1015VSS-1023VSS-1029VSS-1032"VSS-1033$VSS-1065,VSS-1081.VSS-10840Variables and Attributes in FSTVendor~8 )*       (C)_XNF ACRONYM5ADDRESS)BANNER BASE8VSS-105(VSS-1065,VSS-1081.VSS-10840VSS-10852VSS-1106VSS-1178VSS-118:VSS-119<VSS-120>VSS-1210@VSS-123BVariables and Attributes in FSTVendor~8VSS-119<VSS-12FVSS-120>VSS-1210@VSS-123BVSS-1290DVSS-13LVSS-1300HVSS-139JVSS-140NVSS-1500PVSS-157RVariables and Attributes in FSTVendor~8VSS-104&VSS-118:VSS-1300HVSS-1904XVSS-244jVSS-49|VSS-567VSS-702VSS-793VSS-811Verilog Function ConstructQViewing Schematics_1wG Overview Needs Review8EDFN-120WFPGA-EDFN-1`Force Update;HDL-156;sHDL-260|HDL-390XImplementation Status Iconsk8-TileRVHDL-2092VHDL-7VSS-702 ZiBUTTON BAR#GRAPHICS\L_OKAY.BMP'8VSS-139JVSS-140NVSS-1500PVSS-157RVSS-16TVSS-18VVSS-19`VSS-1904XVSS-1905ZVSS-1906\VSS-1907^VSS-204dVariables and Attributes in FSTVendor~8VSS-1905ZVSS-1906\VSS-1907^VSS-2pVSS-204dVSS-206fVSS-235hVSS-244jVSS-297lVSS-298nVSS-33rVSS-34tVariables and Attributes in FSTVendor~8VSS-297lVSS-298nVSS-33rVSS-34tVSS-35vVSS-416xVSS-46zVSS-49|VSS-50VSS-501~VSS-523VSS-524Variables and Attributes in FSTVendor~8VSS-50VSS-501~VSS-523VSS-524VSS-542VSS-543VSS-565VSS-567VSS-568VSS-573VSS-574VSS-576Variables and Attributes in FSTVendor~8VSS-568VSS-573VSS-574VSS-576VSS-577VSS-580VSS-701VSS-702VSS-703VSS-704VSS-71VSS-74Variables and Attributes in FSTVendor~8VSS-703VSS-704VSS-71VSS-74VSS-770VSS-773VSS-782VSS-793VSS-805VSS-806VSS-807VSS-808Variables and Attributes in FSTVendor~8VSS-80VSS-805VSS-806VSS-807VSS-808VSS-809VSS-81VSS-811VSS-815VSS-82VSS-86VSS-871Variables and Attributes in FSTVendor~8 VSS-815VSS-82VSS-86VSS-87VSS-871VSS-876VSS-89VSS-964VSS-98VSS-996VSS-998Variables and Attributes in FSTVendor~-8VSS-793VSS-811Verilog Function ConstructQViewing Schematics_1wGWhen Xilinx Is the Target TechnologyZ Overview Needs Review8Resistor PadResizing the Shell Window on PC InstallationsRising EdgeRowsRunning the FPGA Scripting ToolSTOP8 $$$ $ $ $ $ :1 [:10[8          (C)_XNF ACRONYM5ADDRESS)BANNER BASE8AHS  BASE BODY#1 8BQ%BULLET1BULLET2BULLET3 BULLET4 BULLET5 8    (C)_XNF ACRONYM5ADDRESS)BANNER BASE8#ALTERA_OPTION.GIF #BULLET.BM!#CHIPS.GIFo#CONSTR_TABL.GIF #DESIGN_SOURCES.GIF#DIAMOND.BMP-8When to Use Multiple Device Design FlowWhen to Use Performance Design FlowWhen to Use Pushbutton Design FlowZoom Full command Zoom In command Zoom out command Zooming Into and Out of a View8Project State1Project Status IconsProject WindowProject Window_1Push Down command Pushbutton Design Flow