&|8Raima Data Manager Version 3.30&|8 BaseBASE`Banner BaseBANNER BASE1\p Button BarBUTTON BARҾ8,PxxddddBULLET.BM!$QhBullet1BULLET1,XxddddDO-IT.BM!8hBullet2BULLET2,lxddddDIAMOND.BMP hBullet3BULLET38 lhBullet4BULLET4, lxddddSQUAR_SM.BMP ʵhBullet5BULLET5&|8 "hNumber1NUMBER1[Number5NUMBER58Number4NUMBER4&|8X@ Number3NUMBER3$fhNumber2NUMBER2'HTMLBASEHTMLBASE\|8'PPMLBASEG??0H1H1LBASE??$H2H2LBASE\|8 ??H3H3LBASE??H4H4LBASE??H5H5LBASE\|8??H6H6LBASEC'DLDLLBASE3'DTDTLBASE&|8/h' DDDDLBASE h' DIRDIRBASEf ' DIR_LIDIR_LIE&|883h' MENUMENUIE  ' MENU_LIMENU_LI!;h'OLOLU_LI&|8" r)@ 'OL_LIOL_LII#h'ULULLII$ @ 'UL_LIUL_LII&|8%-hh'BQBQLII&^@PREPREII'@XMPXMPII\|8(q@LISTINGLISTING)??AddressADDRESS*P'NO_TAGNO_TAG\|8+hhhh'BODYBODYG,r#I'StrongSTRONG-q eEMEMONG\|8.L'CITECITEG/gVARVARG0i@hTTTTG\|81zUCODECODEG2E@jKBDKBDG3MkSAMPSAMPG&|84mQQMPG5<nACRONYMACRONYM6glDFNDFNNYMֹ8 7 \\fpga_express_design_flowsFPGA_Express_Design_Flows8?<<9:9BrowseButtons ()\|8:9:CreateButton ("more_help_button", "Product Support", `JumpId(`support.hlp',`Getting_Support')') ; @creating_libraries_of_design_soCreating_Libraries_of_Design_Source_Files<;Uh:8 =>fpga_express_main_windowFPGA_Express_Main_Window>==ZZ*\a[\Yj#UFPGA Compiler II / FPGA Express Main Window?NormalNORMALZ|8@??heading 1HEADING 1A>??heading 2HEADING 2BR??xheading 3HEADING 38Cee w s t X#m Welcome to FPGA Compiler II!D0$?hEADING 6Eg ͝?Z|8Ff ͝?6LBASEG?footnote textFOOTNOTE TEXTH)?Block TextBLOCK TEXT:8IR'Default Paragraph FontDEFAULT PARAGRAPH FONTJLLAI;=?55#56Module and Hierarchy Optimization Terminology.,KdI'footnote referenceFOOTNOTE REFERENCE:8 L \\Jmodule_and_hierarchy_optimizatiModule_and_Hierarchy_OptimizationM]  ?hList NumberLIST NUMBERNRR*,*#+:Global Buffer Terminology%#Y|8Oy?hNormal IndentNORMAL INDENTPŌ@?$hTip/Note HeadingTIP/NOTE HEADINGQ?hhTip/Note TextTIP/NOTE TEXTԹ8 R \\Nglobal_buffer_terminologyGlobal_Buffer_TerminologySxI@Command TextCOMMAND TEXT TU%top_level_designTop_level_design:8Uo (?hList BulletLIST BULLETV ;M779#2Port and Pad TerminologyW?O@hCommandCOMMANDT8XYY#Design Flow Overview Y \\Xdesign_flow_overviewDesign_Flow_OverviewZ[[6s8s#GCreate Project Report dialog boxbaZ|8 [Zhidd_reportHIDD_REPORT \hedit_fileEdit_File]. ?@ :8^Ć? _`Zbhid_file_newHID_FILE_NEW`__qqmmo#ychNew:8 a 0project_fileProject_File bcZ_ehid_file_openHID_FILE_OPENcbbyy#`htOpen:8d>??ll efZbghid_file_closeHID_FILE_CLOSEfee[[#uClose:8 ghZe hid_file_saveHID_FILE_SAVEhgg#cSave ijZnShid_project_import_constraintsHID_PROJECT_IMPORT_CONSTRAINTS:8jii[[Y>o#Import Constraints k external_delayExternal_Delay l==inout_portInout_Port:8 m \\:global_set_and_reset_terminologGlobal_Set_and_Reset_Terminology noZipThid_project_export_constraintsHID_PROJECT_EXPORT_CONSTRAINTSonnYjq#Export Constraints:8 pLqZnUhid_project_report_projectHID_PROJECT_REPORT_PROJECTqppYos#Report  rsZtvhid_file_mru_file2HID_FILE_MRU_FILE2:8srrZZYqu#uwOpen Recently Used Project tuZ rhid_file_mru_file1HID_FILE_MRU_FILE1uttZZYsw#fsOpen Recently Used Project_1 :8 vwZrxhid_file_mru_file3HID_FILE_MRU_FILE3wvvZZYuy#syOpen Recently Used Project_2 xyZvhid_file_mru_file4HID_FILE_MRU_FILE4:8yxxZZYw#w`Open Recently Used Project_3 z{opened_project_windowOpened_Project_Window{zzZZ#Opened Project :8 |}Z3 Ahid_app_exitHID_APP_EXIT}||#Exit ~Z. / +hid_edit_undoHID_EDIT_UNDO:8~~#fUndo Z) #hid_edit_cutHID_EDIT_CUT#Cut:8 Z( "hid_edit_copyHID_EDIT_COPY#Copy Z) * %hid_edit_pasteHID_EDIT_PASTE:8#Paste Zhid_edit_deleteHID_EDIT_DELETE# Delete:8 Zhid_edit_filldownHID_EDIT_FILLDOWNYy#Fill Down Zhid_edit_nexterrorHID_EDIT_NEXTERROR:8""Y#Next Error Zhid_edit_previouserrorHID_EDIT_PREVIOUSERROR++Y#&Previous Error:8 Z hidd_findtextHIDD_FINDTEXT:>446#q/Find Text <<Zhidc_find_stringHIDC_FIND_STRINGZ|8 >>Zhidc_whole_wordHIDC_WHOLE_WORD Zhid_edit_findagainHID_EDIT_FINDAGAIN ::Zhidc_case_sensitiveHIDC_CASE_SENSITIVE:8EE6#@Case SensitiveNN6#IFind StringWW6#~iRMatch whole word only:8``Y#[Find Again Z>hid_project_addfilesHID_PROJECT_ADDFILESZoiiY#dIdentify Sources:8 ""busBus33 ]]C#Using LPMs75 Zr hidd_new_libHIDD_NEW_LIB:8ZZ||vv6#QqNew Library HUZ?hid_project_updateHID_PROJECT_UPDATE ||Z{  hidc_newlib_nameHIDC_NEWLIB_NAME:86Z#~New Library Name[[@#Update  !7Z@hid_project_update_forceHID_PROJECT_UPDATE_FORCE:8Y#Force Update! ZBhid_project_implemHID_PROJECT_IMPLEM]]{#jCreate Implementation"!:8 F#ZChid_project_optimizeHID_PROJECT_OPTIMIZE#jOptimize Chip#" U[%ZDhid_project_exportnetlistHID_PROJECT_EXPORTNETLIST:8Y#oExport Netlist$#,T T ddddGRAPHICS\EXP_NET_FC2.BMP Zhid_project_optionsHID_PROJECT_OPTIONS:8Y#qOptions%$ $ $ Zhhidc_opts_warn_before_deleteHIDC_OPTS_WARN_BEFORE_DELETEJumpId(`appnotes.hlp',`How_to_Specify_Finite_State_Machines')8  ]hidd_options_lpmHIDD_OPTIONS_LPM   Zh:hidd_subpathHIDD_SUBPATH Z; hid_view_toolbarHID_VIEW_TOOLBAR:8Y#Tool Bar&% Zhid_view_tipbarHID_VIEW_TIPBARY#Tip Bar'&:8 Z hid_view_outputwindowHID_VIEW_OUTPUTWINDOW#Output Window(' Z< hid_view_status_barHID_VIEW_STATUS_BAR:8Y#Status Bar)( Z2hid_window_cascadeHID_WINDOW_CASCADEY#Cascade*):8 Z1 3hid_window_tile_horzHID_WINDOW_TILE_HORZ#Tile+* Z0 1hid_window_arrangeHID_WINDOW_ARRANGE:8#Arrange Icons,+ splitSplit#T Split-,:8 Zx_hid_window_allHID_WINDOW_ALLY#Open Window.- Z3 Chid_help_finderHID_HELP_FINDER:8!"Y#hHelp Topics/. Z hid_help_quicktourHID_HELP_QUICKTOUR**Y#%Quick Tour0/:8 Z!hid_help_websiteHID_HELP_WEBSITE33Y#.Synopsys Web Site10 Z2 |@hid_app_aboutHID_APP_ABOUT:8==Y#}7About FPGA Compiler II / FPGA Express21 Z=hid_project_stopHID_PROJECT_STOPEEY#q@STOP32:8 Z9root_design_comboROOT_DESIGN_COMBOOO#JTop-Level Design43 Z4 Ehid_context_helpHID_CONTEXT_HELP:8XXY#SContext-Sensitive Help54 y]y]Z  afx_hidw_status_barAFX_HIDW_STATUS_BARaaY#R\Status Bar_165[|8>dC9Uh9UhCRONYM Ztip_barTIP_BAR:8ZZmmY#*hTip Bar_176 Z Obulb_animationBULB_ANIMATIONZZvv#qLightbulb87:8 Zhid_chip_timing_refreshHID_CHIP_TIMING_REFRESH~~Y#}yRefresh All Timing98 ZDhid_help_usingHID_HELP_USING:8#Using Help:9 idc_rootdesignIDC_ROOTDESIGN#iSelect Top-Level Design for New Implementation;::8 dialog_box_helpDialog_Box_HelpY#@Dialog Box Help<; context_menusContext_Menus:8Y#Context Menus=< Ohidr_pdqtypeHIDR_PDQTYPE[[Y#'Project Window>=:8 Zhidd_dpmctrl_filetreeHIDD_DPMCTRL_FILETREE[Y#nProject Window_1?> }]\\output_window_definedOutput_Window_Defined:8Y#Output Window_1@?,Ĭ! ddGRAPHICS\HDL EDITOR2.WMFn output_window_save_this_page_coOutput_window_save_this_page_commandԹ8 output_window_save_all_pages_coOutput_window_save_all_pages_command ((project_status_iconsProject_Status_Icons L\L\error_messagesError_Messages:8Y#`Error MessagesA@,]]hddddGRAPHICS\F_BUSY.BMPZ,vvhddddGRAPHICS\IC_OKAY.BMPa:8 N\N\viewing_errors_and_warningsViewing_Errors_and_WarningsY#Viewing Errors and WarningsBA,P#~ ddddGRAPHICS\OUTWIN.BMP6:8 output_window_copy_commandOutput_window_copy_command#Output window copy commandCB#Output window save this page commandDC:8# Output window save all pages commandED"(Y#1Project Status IconsFE,""hddddGRAPHICS\P_NEW.BMP?+|8,$$hddddGRAPHICS\P_WARN.BMP@,&&hddddGRAPHICS\P_ERROR.BMPA,((hddddGRAPHICS\P_BUSY.BMPB:8 '! library_status_iconsLibrary_Status_Icons9?.0Y#.$)Library Status IconsGF,99hddddGRAPHICS\L_OKAY.BMPI+|8,;;hddddGRAPHICS\L_WARN.BMPJ,==hddddGRAPHICS\L_ERROR.BMPK,??hddddGRAPHICS\L_BUSY.BMPL:8 $source_file_iconsSource_File_IconsUU]]EGY#@Source File Status IconsHG Bimplementation_iconsImplementation_Icons:8 vcf#^Implementation Status IconsIH,xxhddddGRAPHICS\IC_WARN.BMPb,zzhddddGRAPHICS\IC_ERR.BMPc+|8, ||hddddGRAPHICS\IC_UPDAT.BMPd, ~~hddddGRAPHICS\IC_BUSY.BMPe, hddddGRAPHICS\IOCHIP.BMPf+|8, hddddGRAPHICS\IOCHIP_W.BMPg, hddddGRAPHICS\IOCHIP_E.BMPh,hddddGRAPHICS\IOCHIP_D.BMPi:8,hddddGRAPHICS\IO_BUSY.BMPj yUsource_file_locationSource_File_LocationY#2Source File LocationJIe8 Fclocks_constraint_tableClocks_Constraint_Table[Y#Clocks Constraint TableKJ?le8JumpId(`appnotes.hlp',`Timing_Analysis')  Zz0hidd_clock_pageHIDD_CLOCK_PAGE[=#sClocks Constraint EntryLKҭ8   delayDelay ~Zvhidc_vendorHIDC_VENDORJumpId(`appnotes.hlp',`Entering_Timing_Constraints')Y8 [[ fsm_state_assignmentFSM_State_Assignment clocks_constraint_table_after_oClocks_Constraint_Table_After_OptimizationY#Clocks Constraint Table After OptimizationMLu_8 paths_constraint_tablePaths_Constraint_Table[Y$#,Paths Constraint TableNM timing_pathTiming_Pathf_8!\Uh,"**hddddGRAPHICS\PATH_PI_NC.BMP #$ZP<6hidd_path_pageHIDD_PATH_PAGEf_8$## [Y,#=PPaths Constraint EntryON%r? &point_to_point_timingPoint_to_Point_Timing6|8 '!slackSlack (1clockClock )  edit_subpathEdit_Subpath:8**JumpId(`appnotes.hlp',`Entering_Timing_Constraints') +,paths_constraint_table_after_opPaths_Constraint_Table_After_Optimization,++Y$0#0Paths Constraint Table After OptimizationPO,|8,-n|34ddGRAPHICS\PATHS CONSTRAINT TABLE A2.WMF..JumpId(`appnotes.hlp',`Timing_Analysis') /0paths_constraint_table_iconsPaths_Constraint_Table_Icons:80//*6Y,8#,Paths Constraint Table IconsQP,1,,hddddGRAPHICS\PATH_PO_NC.BMP,2..hddddGRAPHICS\PATH_RC_NC.BMP,|8,300:ddddGRAPHICS\PATH_FC_NC.BMP,422hddddGRAPHICS\PATH_HL_NC.BMP,544hddddGRAPHICS\PATH_LL_NC.BMP8,666hddddGRAPHICS\PATH_SB_NC.BMP 78ports_constraint_tablePorts_Constraint_Table877 B<=Y0J#J7Ports Constraint TableRQ*8 9whidc_slew_rateHIDC_SLEW_RATE : timing_groupTiming_Group;p'Normal#1NORMAL#18 <@=Z#7hidd_port_pageHIDD_PORT_PAGE=<< [MPG#$GEG8Ports Constraint EntrySR >[6 latchLatchu_8 ?path_delayPath_Delay @+global_buffer_insertionGlobal_Buffer_InsertionA(#Analysis Terminology5|8 BApad_constraintsPad_ConstraintsC>ZO 5 Dghidc_resistanceHIDC_RESISTANCE:8EEJumpId(`appnotes.hlp',`Entering_Timing_Constraints') FGhidd_port_page_1HIDD_PORT_PAGE_1GFF [=#=ZPorts Constraint Entry_1TS:8HHJumpId(`appnotes.hlp',`Entering_Timing_Constraints') Ii]Jports_constraint_table_after_opPorts_Constraint_Table_After_OptimizationJIIY8L#8dPorts Constraint Table After OptimizationUT:8 KWWLmodules_constraint_tableModules_Constraint_TableLKK[YJU#5UModules Constraint TableVU MC6operatorOperator]8 N[[Zƀhidc_cc_cumulativeHIDC_CC_CUMULATIVE,O66hddddGRAPHICS\MOD_CC_.BMP  PQZ#5hidd_module_pageHIDD_MODULE_PAGE]8QPP[#mModules Constraint EntryWV RI9primitive_optimizationPrimitive_Optimization SG8primitivePrimitive:8 TUmodules_constraint_table_after_Modules_Constraint_Table_After_OptimizationUTT[YLZ#LZModules Constraint Table After OptimizationXW V\v input_delayInput_Delay6|8 W multicycle_pathMulticycle_PathX?h YZmodules_constraint_table_after_Modules_Constraint_Table_After_Optimization_1:8ZYY%YU\#U\Modules Constraint Table After Optimization_1YX [\modules_constraint_table_iconsModules_Constraint_Table_Icons\[[68,/YZ_#Z 'Modules Constraint Table IconsZY:8,]88 ddddGRAPHICS\MOD_NC.BMP! ^_technology_specific_optionsTechnology_Specific_Options_^^ P?CY\g#Jg9Technology-Specific Options[ZT8`  \\#y M[Dont Touchaݨ?h,b66CZCZI2)ddddACTEL_OPTION.GIF>8,cMMI2)ddddXILINX_OPTION.GIFDd  \\#J$Z(Preserve Hierarchy eCwelcome_to_fpga_compiler_ii_Welcome_to_FPGA_Compiler_II_:8 fgtechnology_specific_options_1Technology_Specific_Options_1gff[`X\Y_i#_RTechnology-Specific Options_1\[ hHHiZj>hidd_actel_pageHIDD_ACTEL_PAGE:8ihhCZCZhkYgk#bOptions for Actel Devices]\ jJJkZhn;hidd_altera_pageHIDD_ALTERA_PAGEkjjNZNZx{Yim#rOptions for Altera Devices^]:8 lLLmZn =hidd_lucent_pageHIDD_LUCENT_PAGEmll|[|[DZDZYko#QOptions for Lucent Devices_^ nN`oZjl<hidd_xilinx_pageHIDD_XILINX_PAGE:8onnx[x[Ymq#'Options for Xilinx Devices`_ pPPqZ3hidd_general_pageHIDD_GENERAL_PAGEqppYo#General Technology-Specific Optionsa`:8 r -ZsZ hidd_create_implemHIDD_CREATE_IMPLEMsrr *Z6Z}8Z}#Create Implementation dialog boxcb tZuhidc_familyHIDC_FAMILYZ|8 uZythidc_deviceHIDC_DEVICE vZwhidc_speed_gradeHIDC_SPEED_GRADE wZ vhidc_optimize_objectiveHIDC_OPTIMIZE_OBJECTIVEZ|8 xZ  hidc_optimize_effortHIDC_OPTIMIZE_EFFORT yZuhidc_auto_optimizeHIDC_AUTO_OPTIMIZE zZ/hidd_clockHIDD_CLOCK:8 {s[s[Z|hidc_module_compileHIDC_MODULE_COMPILE |}Z{hidc_implem_nameHIDC_IMPLEM_NAME}||6s~8s~#Implementation Namedc:8~6}8}#Vendoredtt6~8~#Familyfeuu68#Devicegf:8vv68#~Speed Gradehgww68# Optimize for Speed or Areaihxx68#Optimization Effortji:8yyv[v[%%68# Skip Constraint Entrykj{{1168#+Do Not Insert I/O Padslk hidc_module_compile_1HIDC_MODULE_COMPILE_1:8AA68#;Do Not Insert I/O Pads_1ml Zt|hidc_freqHIDC_FREQOO68#}JClock Frequencynm:8zz[bXX68#SDefine Clockon 8default_timing_valuesDefault_Timing_Values ``Zhidc_riseHIDC_RISEZ|8 bbZhidc_fallHIDC_FALL ZYhidc_clock_diagramHIDC_CLOCK_DIAGRAM ^^Zhidc_periodHIDC_PERIOD:8ii68#dPeriodporr68#mRising Edgeqp{{68#vFalling Edgerq:868#Clock Signal Definitionssr Zp2hidd_delayHIDD_DELAY68#Define Path DelaytsZ|8 Zhidc_clockHIDC_CLOCK hidd_top_nameHIDD_TOP_NAME  Zhidc_delayHIDC_DELAY:868#Path Delayut68#Timing Groupvu68#Select Top-Level DesignwvvU8 ++Z|export_dc_shell_script_commandExport_DC_Shell_Script_command hidd_update_optimizedHIDD_UPDATE_OPTIMIZED9968#oUpdate Optimized Implementationxw:8 ZB C pafx_hidd_fileopenAFX_HIDD_FILEOPEN68#AOpen_1yx \editing_constraint_table_entrieEditing_Constraint_Table_Entries:8 ZnZ3Z3Z\68#xlEditing Constraint Table Entrieszy ZZce_tabsce_tabs68#_Constraint Page Tabs{z:8 4Z4Zce_columnsce_columns68#Columns|{  ZZce_rowsce_rows:868#Rows}| ZZce_namesce_names68#Name~}:8 ce_directionce_direction  68#Direction~  Glossary:8 ,1project_stateProject_State-??KK#KSupported Architectures97 .E7operator_sharingOperator_Sharing,8 //projectProject0> SMhIP/NOTE TEXT BULLETED,1 I (>2$dddd3_15.GIFWϵ8 2CZKplace_and_route_commandPlace_and_Route_Command,3/ / +gddddGRAPHICS\I_OPTIM.BMPa44JumpId(`appnotes.hlp',`Timing_Analysis'):85wyppr#veHDL Coding for FPGA Synthesis,6IgddddGRAPHICS\I_EXPORT.BMP79UhCRONYM:8 8 9creating_design_source_filesCreating_Design_Source_Files988  ":":#=X Creating Design Source Files:  9=9=#W Setting Up a Project:8;< @ @  < =creating_a_projectCreating_a_Project=<<   :A:A#g9 Creating a Project1|8,> (?s2%ddddGRAPHICS\WIN1.BMP,? (xddddGRAPHICS\CREATE.BMP @;;Aadding_design_source_filesAdding_Design_Source_Files":8A@@! $ ' ]  =F=F# Adding Design Source Files,B' ' `:ddddGRAPHICS\I_IDENT.BMPC22]]}Z Place and Route Command:8,D  M+ dddd3_9.GIF E $ Fanalyzing_and_debugging_source_Analyzing_and_Debugging_Source_FilesFEE4 F  K 1 1 AJAJ#f, Analyzing and Debugging Source Files'8,G= = D2$dddd3_12.GIF,HK K L+ddddGRAPHICS\I_UPDATE.BMP I F W\W\Jsynthesizing_the_designSynthesizing_the_Design:8JIIW ] Q Q FOFO#K_L Synthesizing the Design KUZ2back_annotate_chip_commandBack_Annotate_Chip_command L] Xcreating_the_design_implementatCreating_the_Design_Implementation:8,M 01Fdddd3_17.GIF0 NW W Oidentifying_the_top_level_desigIdentifying_the_Top_Level_DesignONNm m = r e e JRJT#_ Identifying the Top-Level Design:8,Pr r `+:ddddGRAPHICS\I_CREATE.BMP$ QY m Rspecifying_the_target_architectSpecifying_the_Target_ArchitectureRQQZZ I I z z OTfX#2Ts Specifying the Target Architecture":8 STspecifying_the_target_architectSpecifying_the_Target_Architecture_1TSS} i i  RWOW#R Specifying the Target Architecture_1UKK]]]] Back Annotate Chip command:8 V[ Wsetting_the_target_clock_frequeSetting_the_Target_Clock_FrequencyWVV%Z  TXTZ#: Setting the Target Clock FrequencyXLL\   WZR#9Z Creating the Design Implementation:8 YZcreating_the_design_implementatCreating_the_Design_Implementation_1ZYY\   X^W^#X Creating the Design Implementation_1[ @ @ ARG:8,\II L2%lglgGRAPHICS\CREATIMX.BMPA ] Z\Z\^entering_design_constraints_andEntering_Design_Constraints_and_Controls^]]   Z`Z`# ` Entering Design Constraints and Controls:8 _`entering_design_constraints_andEntering_Design_Constraints_and_Controls_1`__      ^d^d#^ Entering Design Constraints and Controls_1aI@<:8,bD >+> dddd3_19.GIF2 c  ]\]\doptimizing_a_design_implementatOptimizing_a_Design_Implementationdcc, , / / ! " `f`l#7^ Optimizing a Design Implementation:8 e , `\`\fanalyzing_timingAnalyzing_TimingfeeJ J  S 6 : dlR#Fl0 Analyzing Timing,g-] {1dddd3_20TOP.GIFk,8,hr N @27dddd3_20BOTTOM.GIFli;h'p,jS S +ddddGRAPHICS\F_MODOP2.BMPn:8 klanalyzing_timing_1Analyzing_Timing_1lkkn n -]t Z ^ fsds#fT Analyzing Timing_1mmJumpId(`appnotes.hlp',`Timing_Analysis')x/8n~ 'v,of]c]ddddCHIPS.GIF,p  t t 9H!dddd3_21.GIFx:8,q E](?$dddd3_22.GIFy r J c\c\sviewing_schematicsViewing_Schematicssrr E]l ~ lwlw#wx Viewing Schematics":8,tl l  ?{*dddd3_23.GIFuee[][]?_Y] Backannotate Chip vwviewing_schematics_1Viewing_Schematics_1:8wvv   s{s{#s Viewing Schematics_1,x P=dddd3_27.GIFw,y h K:ddddGRAPHICS\GATE_VIEW_X.BMP:8 z \\{generating_outputGenerating_Output{zz  w~w~#~* Generating Output,|((`+:ddddGRAPHICS\I_REPORT.BMP:8 } ~generating_netlist_filesGenerating_Netlist_Files~}}  {{#{ Generating Netlist Files,##XZdddd3_29.GIF:8  generating_a_reportGenerating_a_Report#( ~~#~Generating a Report,U]U]PDZddddDESIGN_SOURCES.GIFU:8  g\g\running_the_fpga_scripting_toolRunning_the_FPGA_Scripting_Tool=?01#+Running the FPGA Scripting Tool Zyfst_summary_of_featuresFST_Summary_of_Features:8  i\i\summarySummaryFF f#-ASummary B\B\5hdl_coding_for_fpga_synthesisHDL_Coding_for_FPGA_Synthesisֹ8j @ @ j @ @ EADING 8 \\fpga_express_functionsFPGA_Express_Functions:8MMXX#>FPGA Compiler II / FPGA Express Functions77=://#)FPGA Compiler II / FPGA Express Design Flows =[\\multiple_device_design_flowMultiple_Device_Design_FlowԹ8 <<\\design_iterationDesign_Iteration3?l<< 4\\performance_flowPerformance_Flow:8 UFG#0@Performance (Constraint-Driven) Design FlowyyF#Introduction to FPGA Scripting Tool (FST)SQ IIwhen_to_use_performance_design_When_to_Use_Performance_Design_Flow:8jj#eWhen to Use Performance Design Flow \st#mPushbutton Design Flow vvwhen_to_use_pushbutton_design_fWhen_to_Use_Pushbutton_Design_Flow:8#ZWhen to Use Pushbutton Design Flow\\# jMultiple Device Design Flow [[when_to_use_multiple_device_desWhen_to_Use_Multiple_Device_Design_Flow:8#When to Use Multiple Device Design Flow#X@Design Flow Iterationbl?ll<<Թ8 bl?ll<<EADING 8?hh<< \\how_to_use_fpga_express_in_timiHow_to_Use_FPGA_Express_in_Timing_Analysis:8#How to Use FPGA Compiler II / FPGA Express in Timing AnalysisJumpId(`appnotes.hlp',`Using_the_FPGA_Express_Time_Tracker')JumpId(`appnotes.hlp',`Timing_Analysis')L8JumpId(`appnotes.hlp',`Entering_Timing_Constraints') \\how_to_specify_timing_constrainHow_to_specify_timing_constraints#How to Specify Timing Constraints:8 _woutput_delayOutput_Delay \\timing_subpathsTiming_Subpaths \#Timing Subpaths8   delete_subpathDelete_SubpathN?@ @8Normal Indent 2NORMAL INDENT 2.+  'E:8,lh&ddddGRAPHICS\SUB_DIA.BMPF new_subpathNew_Subpath"# #New Subpath:8))..+,#hx%Edit Subpath67#X0Delete Subpath  \\Vport_and_pad_terminologyPort_and_Pad_TerminologyԹ8JumpId(`appnotes.hlp',`Simplifying_an_HDL_Design_with_FPGA_Express_Built_in_Module_Generation') y\clock_and_global_signal_mappingClock_and_Global_Signal_Mapping E\E\general_coding_styles_for_synthGeneral_Coding_Styles_for_Synthesis`8 hdl_coding_for_fpga_synthesis_1HDL_Coding_for_FPGA_Synthesis_1\\  r55#5!|HDL Coding for FPGA Synthesis_1  =]8]P ]Register Retiming with FPGA Compiler II:8 u[\i_o_pad_mappingI_O_Pad_Mapping!\!\r#I/O Pad Mappingr#Clock and Global Signal Mapping:8 r#General Coding Styles for SynthesisG5@ `' conventions_for_name_suffixesConventions_for_Name_Suffixes4|8 guidelines_for_codingGuidelines_for_Coding 33guidelines_for_modulesGuidelines_for_Modules register_inferenceRegister_Inference5|8 three_state_inferenceThree_State_Inference if_statementIf_Statement case_statementsCase_StatementsԹ8 nonblocking_statementNonblocking_Statement general_hdl_constructsGeneral_HDL_Constructs H\H\partitioning_for_synthesisPartitioning_for_Synthesis:8 use_meaningful_and_efficient_naUse_Meaningful_and_Efficient_Namesr#Using Meaningful and Efficient NamesW@ :8 use_one_naming_style_to_distingUse_One_Naming_Style_to_Distinguish_Separate_Wordsr#Using One Naming Style to Distinguish Separate Wordsr#gConventions for Name Suffixes:81;,-r#>'Guidelines for Coding 55guidelines_for_functionsGuidelines_for_Functions 77verilog_function_constructVerilog_Function_Construct4|8 99vhdl_function_constructVHDL_Function_Construct ;;guidelines_for_expressionsGuidelines_for_Expressions differences_between_variables_aDifferences_Between_Variables_and_Signals:8 11guidelines_for_macrosGuidelines_for_MacrosCDr#>Guidelines for MacrosVWr#QGuidelines for Modules:8der#_Guidelines for Functionsuur#fzpVerilog Function Constructr#zVHDL Function Construct:8r#Guidelines for Expressionsr#`Differences Between Variables and Signalsr# Register Inference:8 mixed_positive_and_negative_edgMixed_Positive_and_Negative_Edge_Triggered_Flip_Flopsr#WJMixed Positive- and Negative-Edge Triggered Flip-Flopsr#Three-State Inference:8r#OIf Statementsr# Case Statementsr#{Nonblocking Statements:8 r#General HDL Constructsr#Partitioning for Synthesis%F#Timing Terminology :8 achieving_the_best_synthesis_reAchieving_the_Best_Synthesis_Results$&r#PAchieving the Best Synthesis Results  \\timing_terminologyTiming_Terminology5|8 |?input_register_delayInput_Register_Delay CCpad_mappingPad_Mapping {port_pad_typePort_Pad_Type5|8^?h I}resistor_padResistor_Pad ethree_state_driverThree_State_Driver5|8 MMthree_state_output_portThree_State_Output_Port Yhidc_default_port_typeHIDC_DEFAULT_PORT_TYPE ;;hand_instantiated_padsHand_instantiated_Pads:8UW9VV#PHand-Instantiated Padsllee`b9# [Inout Portll9# gInput Register Delay:8BB{}wx9#rPad Constraints9#Pad Mapping9#V8Port Pad Type:8?@ GGpreserving_padsPreserving_Pads9#dPreserving Pads:89#kResistor Pad9#gThree-State Driver9#Three-State Output Port:86#Default Port Type996#Slew RateDD6#Resistance Թ8  \\Aanalysis_terminologyAnalysis_Terminology 4 flip_flopFlip_Flop Esequential_elementSequential_Elemente8 active_edgeActive_Edge19,.F#PA'Active Edge  ((FE@BF#;Clock  :8S\PQF#ZJDefault Timing Values  fh F #aDelay_1  kkvwqs F #)lExternal Delay :8 }  F  #){Flip-Flop VV  F  #Input Delay >>  F  #%Latch:8 WW F #\Multicycle Path F #^Output Delay??F#Path Delay_1:8&&F#VPoint-to-Point TimingF#WSequential Elements''F#:Slack:8::F#Timing Group_1  F#Timing Pathh*?!hDefinition ListDEFINITION LISTvU8zzW #ZImplementation StrategyBBY#<Export DC Shell Script commandge"%"#~Implementation Terminology!]8 % \\implementation_terminologyImplementation_Terminology ~ $ bus_naming_styleBus_naming_style  ]"elaborationElaboration:8 analyzeAnalyze3700AA#AF+AnalyzeAA>>#RA9Analysis Order:8II  # DBus SS!!#NBus Naming Style!ii  #wdHDL Library :8"$%$#l Elaboration"  #$linkingLinking$##"%%"%# Linking#!:8%TT$%$#*"Top-Level Design_1$" &aby\y\Zusing_the_vista_schematic_windoUsing_the_Vista_Schematic_Window'((.n.#01Project Management(&:8 ( \\'project_managementProject_Management )*global_bufferGlobal_buffer*))N+,N+#{+Global buffer&$8+@@*,*#*NGlobal Buffer Insertion'% ,#2source_filesSource_Files -.fpga_netlist_filesFPGA_Netlist_files:8.--'/n'/#FPGA Netlist Files)'///    .0n.0#90Project*(0aa/1n/1#/'Project File+):81,,B( 02n02#'Project State,*2,,111n1#R,Source Files-+ 3BBusing_lpmsUsing_LPMs:8 4A5modules_and_module_boundariesModules_and_Module_Boundaries544WUQR?J6J6#JLLModules and Module Boundaries/-6MMBB``?5757#7[Operator0.:87..op?6868#6djOperator Sharing1/8SS\?7979#9zPrimitive209RR?88:#8/Primitive Optimization31:8:mm=9=#N=Global Set and Reset Terminology42 ;|[>gsr_inferencingGSR_inferencing <=global_set_reset_gsrGlobal_Set_Reset_GSR:8=<<:>:>#:+Global Set / Reset (GSR)53>;;==#+GSR Inferencing64 ?\\-supported_architecturesSupported_Architectures:8@DD ~U]U]xxgg#sDesign Sources Window@>AAJumpId(`lpmhelp.HLP',`mega_index') B]]ClpmLPM:8CBB# WLPM86 D]@design_sources_windowDesign_Sources_WindowEEJumpId(`appnotes.hlp',`Design_Flow_Targeting_Actel_Designer_Devices')9|8FFJumpId(`appnotes.hlp',`Design_Flow_Targeting_Altera_FLEX_and_MAX_Devices') GGJumpId(`appnotes.hlp',`Design_flow_targeting_Lucent_ORCA_2CA_and_2TA_devices') HHJumpId(`appnotes.hlp',`How_To_Define_Multicycle_Timing_Constraints') :8IIJumpId(`appnotes.hlp',`Design_Flow_Targeting_Supported_Devices') JKsupported_architectures_1Supported_Architectures_1KJJ%]-P-R#-JSupported Architectures_1:89|8LLJumpId(`appnotes.hlp',`How_To_Define_Multicycle_Timing_Constraints')MMJumpId(`appnotes.hlp',`How_to_Use_Memory_Elements_with_Xilinx_Devices')NNJumpId(`appnotes.hlp',`How_to_Implement_Global_Buffers_for_Xilinx_Devices')`8 OPactel_devicesActel_DevicesPOO..KR^#(When Actel Is the Target Technology;9 QRaltera_devicesAltera_Devices:8RQQ@B99PWKW#3When Altera Is the Target Technology<:SSJumpId(`appnotes.hlp',`How_To_Use_Memory_Elements_with_Altera_Devices')TTJumpId(`appnotes.hlp',`How_to_Use_Altera_LPM_Components_in_FPGA_Express'):8UUJumpId(`lpmhelp.hlp',`mega_index') VWlucent_devicesLucent_DevicesWVVQQKKRZRZ#CEWhen Lucent Is the Target Technology=;:8XXJumpId(`appnotes.hlp',`How_to_Use_Memory_Elements_with_Lucent_Devices') YZxilinx_devicesXilinx_DevicesZYY``YYW^W^#SWhen Xilinx Is the Target Technology><8[[JumpId(`appnotes.hlp',`How_to_Use_Memory_Elements_with_Xilinx_Devices')\\JumpId(`appnotes.hlp',`How_to_Implement_Global_Buffers_for_Xilinx_Devices') ]]^other_supported_target_technoloOther_Supported_Target_Technologies`8^]]inZZP#dcOther Supported Target Technologies?=_``^]/c]c]?u# ]Chips WindowMK `a_chips_windowChips_Window9|8 aiidentify_source_in_libraryIdentify_Source_in_Library bjnew_libraryNew_Library ckremoveRemove8 dTleditorEditor e]]]]ubackannotate_chipBackannotate_Chip fgcreate_implementationCreate_Implementation:8gff@h@h#=Create Implementation_1A?h\\]]gigi#Edit FileB@iaahjhj#Identify Source in CA:8jbbikik#New Library_1DBkccjljl# RemoveEClddknkn#"EditorFD:8 mnZhidd_dpmctrl_hdleditHIDD_DPMCTRL_HDLEDITnmmltlt#HDL EditorGE ouhdl_undoHDL_Undo:|8 pvhdl_analyzeHDL_Analyze qwhdl_line_numbersHDL_Line_Numbers rxediting_an_hdl_design_sourceEditing_an_HDL_Design_Source:8 sthdl_saveHDL_Savetssnunu#wuSave_1HFuootvtv#tUndo_1IG:8vppuwuw#5Analyze FileJHwqqvxvx#!tLine NumbersKIxrrww#Editing an HDL Design SourceLJԹ8 y??o\o\Zintroduction_to_fstIntroduction_to_FST zimplementation_strategyImplementation_Strategy {Z}view_schematic_commandView_Schematic_command[|8 |''Z}place_route_chip_commandPlace_Route_Chip_Command }))Z|{export_fpga_script_commandExport_FPGA_Script_command ~^^view_resultsView_Results:8 Z2edit_constraints_commandEdit_Constraints_command chips_window_1Chips_Window_10Nf]f]>@_?#_7Chips Window_1NL":8YY]]]] *Edit Constraints command DZFhid_project_editconstraintsHID_PROJECT_EDITCONSTRAINTSR^YZ?#oTEdit ConstraintsOM:8 update_chipUpdate_Chipeh?#"`Update ChipPN /Ndelete_chipDelete_Chip:8qq?#lDelete ChipQO~~k]z~?u#uView ResultsRP ZMhid_project_removelibraryHID_PROJECT_REMOVELIBRARY:8 ZNhid_project_linkdesignHID_PROJECT_LINKDESIGN`f[\Yq#nUSchematic Viewer[Y \\Zhidd_dpmctrl_schemctlHIDD_DPMCTRL_SCHEMCTL:8F#FST Summary of FeaturesTR r\r\Zinvoking_fstInvoking_FST Zfst_compatibility_with_fpga_expFST_Compatibility_with_FPGA_Express:8F#FST Compatibility with FPGA Compiler II / FPGA ExpressUSF# Invoking FSTVTF6O-@ (:8 v\v\Zfst_command_overviewFST_Command_OverviewF# FST Command OverviewWU ==l\l\Zfst_man_pagesFST_Man_Pages:8 Zvariables_and_attributes_in_fstVariables_and_Attributes_in_FSTF#0Variables and Attributes in FSTXV==()F##FST Man PagesYW\|8W@  Zzooming_into_and_out_of_a_viewZooming_Into_and_Out_of_a_View ==Zresizing_the_shell_window_on_pcResizing_the_Shell_Window_on_PC_Installations:8EGF#@Resizing the Shell Window on PC InstallationsZX Zinterpreting_the_symbols_in_an_Interpreting_the_Symbols_in_an_Unoptimized_Schematic Zviewing_fan_in_and_fan_out_coneViewing_Fan_In_and_Fan_Out_Cones:8 ``\\Z&schematic_viewer_featuresSchematic_Viewer_Featuresr]r]pun#iSchematic Viewer Features\Z&&n#Using the Vista Schematic Window][Թ8 Zhints_on_managing_fpga_express_Hints_on_Managing_FPGA_Express_Windows dd|\|\Z&viewing_unoptimized_schematicsViewing_Unoptimized_Schematics Zopening_the_schematic_windowOpening_the_Schematic_Window:8n#{6Opening the Schematic Window^\n#ZZooming Into and Out of a View_]n#Hints on Managing FPGA Compiler II / FPGA Express Windows`^:8n#wViewing Unoptimized Schematicsa_ ff\\Zviewing_optimized_schematicsViewing_Optimized_Schematics Zstepping_into_and_out_of_the_chStepping_Into_and_Out_of_the_Chip_Hierarchy:8n#Stepping Into and Out of the Chip Hierarchyb`n#Interpreting the Symbols in an Unoptimized Schematiccan#sViewing Optimized Schematicsdb:8 Zedit_file_nameEdit_File_namekk Zusing_the_viewer_with_the_time_Using_the_Viewer_with_the_Time_Tracker_Windown# Using the Viewer with the Time Tracker WindowecvU823n#,Viewing Fan-In and Fan-Out Conesfdiq;h'}}KKY#EExport FPGA Shell Script commandhfvU8||y]}]TTY#NPlace and Route Chip commandig{{aa_]]#XView Schematic commandjh2$?hEADING 6Z|83$?h?  Zhid_cancel_edit_cntrHID_CANCEL_EDIT_CNTRZ|8 3?P,;JYhw܆ؕ PreformattedPREFORMATTED Zhid_cancel_edit_srvrHID_CANCEL_EDIT_SRVR Zhid_edit_setheader1HID_EDIT_SETHEADER1Z|8 Zhid_file_createprojectHID_FILE_CREATEPROJECT Zhid_edit_propertiesHID_EDIT_PROPERTIES Zhid_edit_aboutHID_EDIT_ABOUTZ|8 ZAhid_project_set_rootHID_PROJECT_SET_ROOT ZEhid_project_reportHID_PROJECT_REPORT ZGhid_project_viewschematicHID_PROJECT_VIEWSCHEMATICZ|8 ZHhid_project_removechipHID_PROJECT_REMOVECHIP ZIhid_project_conpageHID_PROJECT_CONPAGE ZJhid_project_viewsignalsHID_PROJECT_VIEWSIGNALS 8 ZKhid_project_removefileHID_PROJECT_REMOVEFILE ZLhid_project_addlibraryHID_PROJECT_ADDLIBRARYB` ;8'":8YYYY Edit File name Zedfn_102EDFN_102ppnD #`iEDFN-102li:8 Zedfn_103EDFN_103nD #yEDFN-103mj Zgedfn_104EDFN_104:8nD #EDFN-104nk Zedfn_105EDFN_105nD #EDFN-105ol:8%,;JYhw܆ Zhedfn_106EDFN_106nD #EDFN-106pm:8 Z edfn_116EDFN_116nD #EDFN-116qn Z edfn_117EDFN_117:8nD #EDFN-117ro Ziedfn_120EDFN_120nD #EDFN-120sp:8 Z edfn_121EDFN_121nD #EDFN-121tq Zjedfn_122EDFN_122:8nD #EDFN-122ur Z edfn_123EDFN_123''nD #!EDFN-123vs:8 Z edfn_127EDFN_12766nD #h0EDFN-127wt Zkfpga_analyze_xnf_10FPGA_ANALYZE_XNF_10:8GGnD #AFPGA-ANALYZE-XNF-10xu Zfpga_analyze_xnf_11FPGA_ANALYZE_XNF_11VVnD #PFPGA-ANALYZE-XNF-11yv:8 Zfpga_analyze_xnf_12FPGA_ANALYZE_XNF_12eenD #_FPGA-ANALYZE-XNF-12zw Zlfpga_analyze_xnf_13FPGA_ANALYZE_XNF_13:8ttnD #nFPGA-ANALYZE-XNF-13{x Zfpga_analyze_xnf_14FPGA_ANALYZE_XNF_14nD #}FPGA-ANALYZE-XNF-14|y:8 Zfpga_analyze_xnf_15FPGA_ANALYZE_XNF_15nD #FPGA-ANALYZE-XNF-15}z Zmfpga_analyze_xnf_18FPGA_ANALYZE_XNF_18:8nD #FPGA-ANALYZE-XNF-18~{ Zfpga_analyze_xnf_19FPGA_ANALYZE_XNF_19nD #FPGA-ANALYZE-XNF-19|:8 Znfpga_analyze_xnf_20FPGA_ANALYZE_XNF_20nD #FPGA-ANALYZE-XNF-20} Zfpga_analyze_xnf_21FPGA_ANALYZE_XNF_21:8nD #FPGA-ANALYZE-XNF-21~ Zofpga_analyze_xnf_22FPGA_ANALYZE_XNF_22nD #FPGA-ANALYZE-XNF-22:8 Zfpga_analyze_xnf_23FPGA_ANALYZE_XNF_23nD #FPGA-ANALYZE-XNF-23 Zfpga_analyze_xnf_24FPGA_ANALYZE_XNF_24:8nD #FPGA-ANALYZE-XNF-24 Zpfpga_analyze_xnf_27FPGA_ANALYZE_XNF_27  nD #FPGA-ANALYZE-XNF-27:8 Zfpga_analyze_xnf_29FPGA_ANALYZE_XNF_29nD #FPGA-ANALYZE-XNF-29 Zqfpga_analyze_xnf_30FPGA_ANALYZE_XNF_30:8((nD #"FPGA-ANALYZE-XNF-30 Zfpga_analyze_xnf_8FPGA_ANALYZE_XNF_877nD # 1FPGA-ANALYZE-XNF-8:8 Z rfpga_check_10FPGA_CHECK_10FFn D  #  @FPGA-CHECK-10  Z fpga_check_1FPGA_CHECK_1:8 UUn D  #OFPGA-CHECK-1  Zfpga_check_2FPGA_CHECK_2   ddn  D   # ^FPGA-CHECK-2:8  Zsfpga_check_4FPGA_CHECK_4   ssn D  # mFPGA-CHECK-4 Z fpga_check_5FPGA_CHECK_5:8n D  # |FPGA-CHECK-5 Zfpga_check_6FPGA_CHECK_6nD #FPGA-CHECK-6:8 Z tfpga_check_7FPGA_CHECK_7nD #FPGA-CHECK-7 Zfpga_check_9FPGA_CHECK_9:8nD #FPGA-CHECK-9 Zfpga_clean_2FPGA_CLEAN_2nD #FPGA-CLEAN-2:8 Zufpga_drcfix_1FPGA_DRCFIX_1nD #FPGA-DRCFIX-1 Zfpga_drcfix_2FPGA_DRCFIX_2:8nD #FPGA-DRCFIX-2 Z fpga_edfn_1FPGA_EDFN_1nD #FPGA-EDFN-1:8 Z$vfpga_edfn_alt_1FPGA_EDFN_ALT_1n!D !#!FPGA-EDFN-ALT-1 !Z"!fpga_edfn_alt_2FPGA_EDFN_ALT_2:8!    n#D ###FPGA-EDFN-ALT-2 "#Z & fpga_edfn_alt_3FPGA_EDFN_ALT_3#""n!%D !%#!%FPGA-EDFN-ALT-3:8 $%Z(wfpga_edfn_alt_4FPGA_EDFN_ALT_4%$$((n#'D #'##'"FPGA-EDFN-ALT-4 &'Z"*"fpga_edfn_alt_5FPGA_EDFN_ALT_5:8'&&77n%)D %)#%)1FPGA-EDFN-ALT-5 ()Z$.xfpga_edfn_alt_6FPGA_EDFN_ALT_6)((FFn'+D '+#'+@FPGA-EDFN-ALT-6:8 *+Z&,#fpga_edfn_o2a_1FPGA_EDFN_O2A_1+**UUn)-D )-#)-OFPGA-EDFN-O2A-1 ,-Z*0$fpga_edfn_o2a_2FPGA_EDFN_O2A_2:8-,,ddn+/D +/#+/^FPGA-EDFN-O2A-2 ./Z(2yfpga_edfn_o2a_3FPGA_EDFN_O2A_3/..ssn-1D -1#-1mFPGA-EDFN-O2A-3:8 01Z,4%fpga_edfn_o2a_4FPGA_EDFN_O2A_4100n/3D /3#/3|FPGA-EDFN-O2A-4 23Z.6zfpga_edfn_o2a_5FPGA_EDFN_O2A_5:8322n15D 15#15FPGA-EDFN-O2A-5 45Z08&fpga_edfn_o2a_6FPGA_EDFN_O2A_6544n37D 37#3;FPGA-EDFN-O2A-6:8 67Z2:{fpga_edfn_xlu_10FPGA_EDFN_XLU_10766n59D 59#;9FPGA-EDFN-XLU-10 89Z4<'fpga_edfn_xlu_11FPGA_EDFN_XLU_11:8988n7;D 7;#7=FPGA-EDFN-XLU-11 :;Z6>|fpga_edfn_xlu_1FPGA_EDFN_XLU_1;::n9=D 9=#57FPGA-EDFN-XLU-1:8 <=Z8@)fpga_edfn_xlu_2FPGA_EDFN_XLU_2=<<n;?D ;?#9?FPGA-EDFN-XLU-2 >?Z:B}fpga_edfn_xlu_3FPGA_EDFN_XLU_3:8?>>n=AD =A#=AFPGA-EDFN-XLU-3 @AZ<D(fpga_edfn_xlu_4FPGA_EDFN_XLU_4A@@n?CD ?C#?CFPGA-EDFN-XLU-4:8 BCZ>J~fpga_edfn_xlu_5FPGA_EDFN_XLU_5CBB  nAED AE#AEFPGA-EDFN-XLU-5 DEZ@F+fpga_edfn_xlu_6FPGA_EDFN_XLU_6:8EDDnCGD CG#CGFPGA-EDFN-XLU-6 FGZDH*fpga_edfn_xlu_7FPGA_EDFN_XLU_7GFF''nEID EI#EI!FPGA-EDFN-XLU-7:8 HIZFL,fpga_edfn_xlu_8FPGA_EDFN_XLU_8IHH66nGKD GK#GK0FPGA-EDFN-XLU-8 JKZBPfpga_edfn_xlu_9FPGA_EDFN_XLU_9:8KJJEEnIMD IM#IM?FPGA-EDFN-XLU-9 LMZHN.fpga_elaborate_hdl_2FPGA_ELABORATE_HDL_2MLLTTnKOD KO#KONFPGA-ELABORATE-HDL-2:8 NOZLR-fpga_elaborate_hdl_3FPGA_ELABORATE_HDL_3ONNccnMQD MQ#MQ]FPGA-ELABORATE-HDL-3 PQZJTfpga_export_2FPGA_EXPORT_2:8QPPrrnOSD OS#OSlFPGA-EXPORT-2 RSZNV0fpga_export_3FPGA_EXPORT_3SRRnQUD QU#Q{FPGA-EXPORT-3:8 TUZPXfpga_external_edif_read_unknownFPGA_EXTERNAL_edif_read_unknownUTTnSWD SW#>WFPGA-EXTERNAL-edif-read-unknown VWZRZ/fpga_external_edif2hnl_1FPGA_EXTERNAL_edif2hnl_1:8WVVnUYD UY#UYFPGA-EXTERNAL-edif2hnl-1 XYZT\fpga_external_edif2hnl_2FPGA_EXTERNAL_edif2hnl_2YXXnW[D W[#W[FPGA-EXTERNAL-edif2hnl-2:8 Z[ZV^2fpga_external_edif2hnl_3FPGA_EXTERNAL_edif2hnl_3[ZZnY]D Y]#Y]FPGA-EXTERNAL-edif2hnl-3 \]ZXdfpga_external_edif2hnl_4FPGA_EXTERNAL_edif2hnl_4:8]\\n[_D [_#[_FPGA-EXTERNAL-edif2hnl-4 ^_ZZ`3fpga_gnrc_pmap_0FPGA_GNRC_PMAP_0_^^n]aD ]a#]aFPGA-GNRC-PMAP-0:8 `aZ^b1fpga_gnrc_pmap_1FPGA_GNRC_PMAP_1a``n_cD _c#_cFPGA-GNRC-PMAP-1 bcZ`f4fpga_gnrc_smap_0FPGA_GNRC_SMAP_0:8cbbnaeD ae#aqFPGA-GNRC-SMAP-0 deZ\hfpga_gsrmap_10FPGA_GSRMAP_10eddncgD cg#qgFPGA-GSRMAP-10:8 fgZbj5fpga_gsrmap_11FPGA_GSRMAP_11gffneiD ei#eiFPGA-GSRMAP-11 hiZdlfpga_gsrmap_12FPGA_GSRMAP_12:8ihh((ngkD gk#gk"FPGA-GSRMAP-12 jkZfn6fpga_gsrmap_13FPGA_GSRMAP_13kjj::nimD im#im4FPGA-GSRMAP-13:8 lmZhrfpga_gsrmap_14FPGA_GSRMAP_14mllKKnkoD ko#koEFPGA-GSRMAP-14 noZjp8fpga_gsrmap_16FPGA_GSRMAP_16:8onn\\nmqD mq#msVFPGA-GSRMAP-16 pqZnt7fpga_gsrmap_1FPGA_GSRMAP_1qppmmnosD os#cegFPGA-GSRMAP-1:8 rsZlvfpga_gsrmap_2FPGA_GSRMAP_2srr||nquD qu#ouvFPGA-GSRMAP-2 tuZpx9fpga_gsrmap_3FPGA_GSRMAP_3:8uttnswD sw#swFPGA-GSRMAP-3 vwZr|fpga_gsrmap_4FPGA_GSRMAP_4wvvnuyD uy#uyFPGA-GSRMAP-4:8 xyZtz;fpga_gsrmap_5FPGA_GSRMAP_5yxxnw{D w{#w{FPGA-GSRMAP-5 z{Zx~:fpga_gsrmap_6FPGA_GSRMAP_6:8{zzny}D y}#y}FPGA-GSRMAP-6 |}Zvfpga_gsrmap_7FPGA_GSRMAP_7}||n{D {#{FPGA-GSRMAP-7:8 ~Zz<fpga_gsrmap_8FPGA_GSRMAP_8~~n}D }#}FPGA-GSRMAP-8 Z|fpga_gsrmap_9FPGA_GSRMAP_9:8nD #FPGA-GSRMAP-9 Z~=fpga_implement_wrong_partFPGA_IMPLEMENT_WRONG_PARTnD #FPGA-IMPLEMENT-WRONG-PART:8 Zfpga_invalid_chip_1FPGA_INVALID_CHIP_1nD #FPGA-INVALID-CHIP-1 Z>fpga_link_12FPGA_LINK_12:8%%nD #FPGA-LINK-12 Zfpga_link_14FPGA_LINK_1444nD #.FPGA-LINK-14:8 Z@fpga_link_15FPGA_LINK_15CCnD #=FPGA-LINK-15 Z?fpga_link_16FPGA_LINK_16:8RRnD #LFPGA-LINK-16 Zfpga_link_17FPGA_LINK_17aanD #[FPGA-LINK-17:8 ZBfpga_link_18FPGA_LINK_18ppnD #jFPGA-LINK-18 Zfpga_link_19FPGA_LINK_19:8nD #yFPGA-LINK-19 ZAfpga_link_1FPGA_LINK_1nD #FPGA-LINK-1:8 Zfpga_link_2FPGA_LINK_2nD #FPGA-LINK-2 ZCfpga_link_3FPGA_LINK_3:8nD #FPGA-LINK-3 Zfpga_link_4FPGA_LINK_4nD #FPGA-LINK-4:8 ZDfpga_link_5FPGA_LINK_5nD #FPGA-LINK-5 ZEfpga_link_6FPGA_LINK_6:8nD #FPGA-LINK-6 Zfpga_link_7FPGA_LINK_7nD #FPGA-LINK-7:8 ZFfpga_link_9FPGA_LINK_9nD #FPGA-LINK-9 ZGfpga_orca3c_padmap_1FPGA_ORCA3C_PADMAP_1:8  nD #. FPGA-ORCA3C-PADMAP-1 Zfpga_orca3c_padmap_2FPGA_ORCA3C_PADMAP_2  nD # FPGA-ORCA3C-PADMAP-2:8 ZHfpga_padmap_1FPGA_PADMAP_1$ $ nD # FPGA-PADMAP-1 Zfpga_padmap_2FPGA_PADMAP_2:83 3 nD #- FPGA-PADMAP-2 ZJfpga_padmap_3FPGA_PADMAP_3-Z-ZB B nD #< FPGA-PADMAP-3:8 Zfpga_padmap_4FPGA_PADMAP_4^ ^ nD #X FPGA-PADMAP-4 ZKfpga_padmap_5FPGA_PADMAP_5:8m m nD #g FPGA-PADMAP-5 Zfpga_padmap_6FPGA_PADMAP_6| | nD #v FPGA-PADMAP-6:8 ZIfpga_place_and_route_errorFPGA_PLACE_AND_ROUTE_ERROR nD # FPGA-PLACE-AND-ROUTE-ERROR Zfpga_place_and_route_warningFPGA_PLACE_AND_ROUTE_WARNING:8 nD # FPGA-PLACE-AND-ROUTE-WARNING ZMfpga_seqmap_1FPGA_SEQMAP_1 nD # FPGA-SEQMAP-1:8 Zfpga_seqmap_2FPGA_SEQMAP_2 nD # FPGA-SEQMAP-2 ZNfpga_seqmap_3FPGA_SEQMAP_3:8 nD # FPGA-SEQMAP-3 ZLfpga_seqmap_4FPGA_SEQMAP_4 nD # FPGA-SEQMAP-4:8 Zfpga_seqmap_5FPGA_SEQMAP_5 nD # FPGA-SEQMAP-5 ZOfpga_seqmap_6FPGA_SEQMAP_6:8 nD # FPGA-SEQMAP-6 Zfpga_seqmap_7FPGA_SEQMAP_7!!nD # FPGA-SEQMAP-7:8 ZQfpga_tc_0FPGA_TC_0!!nD # !FPGA-TC-0 Zfpga_tc_1FPGA_TC_1:8!!!!nD #!FPGA-TC-1 ZRfpga_tc_2FPGA_TC_20!0!nD #*!FPGA-TC-2:8 ZPfpga_tc_3FPGA_TC_3?!?!nD #9!FPGA-TC-3 Zfpga_tc_4FPGA_TC_4:8N!N!nD #H!FPGA-TC-4 ZTfpga_tech_1FPGA_TECH_1]!]!nD #W!FPGA-TECH-1:8 Zfpga_alt_acf_0FPGA_alt_acf_0l!l!nD # f!FPGA-alt-acf-0 ZUfpga_alt_acf_1FPGA_alt_acf_1:8{!{!nD #u!FPGA-alt-acf-1 Zfpga_alt_acf_2FPGA_alt_acf_2!!nD #!FPGA-alt-acf-2:8 ZVfpga_alt_acf_3FPGA_alt_acf_3!!nD #!FPGA-alt-acf-3 ZSfpga_dm_hdlc_informationFPGA_dm_hdlc_information:8!!nD #!FPGA-dm-hdlc-information Zfpga_dm_hdlc_read_magicFPGA_dm_hdlc_read_magic!!nD #!FPGA-dm-hdlc-read-magic:8 ZXfpga_dm_hdlc_unknownFPGA_dm_hdlc_unknown!!nD #!FPGA-dm-hdlc-unknown ZWfpga_lct_1FPGA_lct_1:8!!nD #!FPGA-lct-1 Zfpga_lpm_0FPGA_lpm_0!!nD #!FPGA-lpm-0:8 ZZfpga_lpm_1FPGA_lpm_1!!nD #.!FPGA-lpm-1 Zfpga_pmap_17FPGA_pmap_17:8""nD #!FPGA-pmap-17 ZYfpga_pmap_18FPGA_pmap_18""nD # "FPGA-pmap-18:8 Zfpga_tmap_4FPGA_tmap_4 " "nD #"FPGA-tmap-4 Z\fpga_ucf_1FPGA_ucf_1:8/"/"nD # )"FPGA-ucf-1 Z[hdl_100HDL_100@"@"nD #:"HDL-100:8 Zhdl_101HDL_101Q"Q"nD #K"HDL-101 Zhdl_103HDL_103:8b"b"nD #\"HDL-103 Z]hdl_104HDL_104s"s"nD #m"HDL-104:8 Z^hdl_105HDL_105""nD #~"HDL-105 Zhdl_106HDL_106:8""nD #"HDL-106 Z_hdl_107HDL_107""nD #"HDL-107:8 Zhdl_108HDL_108""nD #"HDL-108 Zahdl_109HDL_109:8""nD #"HDL-109 Z`hdl_10HDL_10)#)#nD ###HDL-10:8 Zhdl_110HDL_110:#:#nD #4#HDL-110 Zchdl_111HDL_111:8##nD ##HDL-111 Z hdl_112HDL_112##n D  # #HDL-112 :8  Z dhdl_113HDL_113 $$n D  # $HDL-113   Zbhdl_114HDL_114:8   )$)$n  D   #  #$HDL-114   Zhdl_115HDL_115   :$:$n D  # 4$HDL-115  :8 Z ehdl_116HDL_116K$K$n D  # E$HDL-116   Zfhdl_117HDL_117:8\$\$nD #V$HDL-117  Z hdl_118HDL_118m$m$nD #g$HDL-118 :8 Zghdl_11HDL_11~$~$nD #x$HDL-11  Zhdl_123HDL_123:8$$nD #$HDL-123 Zihdl_124HDL_124$$nD #$HDL-124:8 Z"hdl_127HDL_127$$nD #$HDL-127 Zjhdl_12HDL_12:8$$nD #$HDL-12 Z hhdl_130HDL_130$$n!D !#!$HDL-130:8 !Z$khdl_131HDL_131!  $$n#D ###$HDL-131 "#Z&hdl_139HDL_139:8#""$$n!%D !%#!/$HDL-139 $%Z (mhdl_140HDL_140%$$%%n#'D #'#/'%HDL-140:8 &'Z"*hdl_146HDL_146'&&%%n%)D %)#%)%HDL-146 ()Z$,nhdl_147HDL_147:8)((0%0%n'+D '+#'+*%HDL-147 *+Z&2hdl_148HDL_148+**C%C%n)-D )-#)-=%HDL-148:8 ,-Z(.ohdl_149HDL_149-,,T%T%n+/D +/#+AN%HDL-149 ./Z,0lhdl_14HDL_14:8/..e%e%n-1D -1##%_%HDL-14 01Z.4phdl_150HDL_150100v%v%n/3D /3#A3p%HDL-150:8 23Z*8hdl_151HDL_151322%%n15D 15#15%HDL-151 45Z06qhdl_152HDL_152:8544%%n37D 37#37%HDL-152  67Z4:rhdl_154HDL_154766%%n59D 59#59%HDL-154!:8 89Z2>hdl_155HDL_155988%%n7;D 7;#7;%HDL-155" :;Z6<thdl_156HDL_156:8;::%%n9=D 9=#9=%HDL-156#  <=Z:@shdl_158HDL_158=<<%%n;?D ;?#;?%HDL-158$!:8 >?Z8Chdl_159HDL_159?>>0&0&n=AD =A#=R*&HDL-159%" @AZ<Evhdl_15HDL_15:8A@@A&A&n?DD ?D#-1;&HDL-15&#Bc Q?@ @  CDZ>Ghdl_160HDL_160:8DCC\&\&nAFD AF#RFV&HDL-160'$ EFZ@Iuhdl_162HDL_162FEEm&m&nDHD DH#DHg&HDL-162(%:8 GHZCKhdl_163HDL_163HGG~&~&nFJD FJ#FJx&HDL-163)& IJZEMxhdl_164HDL_164:8JII&&nHLD HL#HL&HDL-164*' KLZGOhdl_165HDL_165LKK&&nJND JN#JN&HDL-165+(:8 MNZIQwhdl_167HDL_167NMM&&nLPD LP#LP&HDL-167,) OPZKShdl_169HDL_169:8POO&&nNRD NR#Nd&HDL-169-* QRZMUyhdl_16HDL_16RQQ&&nPTD PT#?D&HDL-16.+:8 STZOWhdl_170HDL_170TSS&&nRVD RV#dV&HDL-170/, UVZQYzhdl_173HDL_173:8VUU''nTXD TX#TX'HDL-1730- WXZS[hdl_174HDL_174XWW''nVZD VZ#VZ'HDL-1741.:8 YZZU]|hdl_175HDL_175ZYY0'0'nX\D X\#X\*'HDL-1752/ [\ZW_hdl_176HDL_176:8\[[A'A'nZ^D Z^#Z^;'HDL-17630 ]^ZYa{hdl_177HDL_177^]]r'r'n\`D \`#\`l'HDL-17741:8 _`Z[chdl_178HDL_178`__''n^bD ^b#^b'HDL-17852 abZ]g}hdl_179HDL_179:8baa''n`dD `d#`v'HDL-17963 cdZ_ehdl_17HDL_17dcc''nbfD bf#PT'HDL-1774:8 efZcihdl_180HDL_180fee((ndhD dh#vh(HDL-18085 ghZakhdl_183HDL_183:8hgg6(6(nfjD fj#fj0(HDL-18396 ijZeohdl_184HDL_184jiiG(G(nhlD hl#hlA(HDL-184:7:8 klZgmhdl_185HDL_185lkkX(X(njnD jn#jnR(HDL-185;8 mnZkq~hdl_186HDL_186:8nmmi(i(nlpD lp#lpc(HDL-186<9 opZishdl_187HDL_187pooz(z(nnrD nr#nrt(HDL-187=::8 qrZmuhdl_188HDL_188rqq((nptD pt#pt(HDL-188>; stZowhdl_189HDL_189:8tss((nrvD rv#r(HDL-189?< uvZqyhdl_18HDL_18vuu((ntxD tx#bf(HDL-18@=:8 wxZs{hdl_190HDL_190xww((nvzD vz#z(HDL-190A> yzZu}hdl_191HDL_191:8zyy((nx|D x|#x|(HDL-191B? {|Zwhdl_193HDL_193|{{((nz~D z~#z~(HDL-193C@:8 }~Zyhdl_194HDL_194~}}((n|D |#|(HDL-194DA Z{hdl_195HDL_195:8))n~D ~#~(HDL-195EB Z}hdl_19HDL_19))nD #tx )HDL-19FC:8 Zhdl_1HDL_1")")nD #)HDL-1GD Zhdl_200HDL_200:83)3)nD #-)HDL-200HE Zhdl_201HDL_201D)D)nD #>)HDL-201IF:8 Zhdl_202HDL_202U)U)nD #O)HDL-202JG Zhdl_203HDL_203:8d)d)nD #^)HDL-203KH Zhdl_204HDL_204s)s)nD #m)HDL-204LI:8 Zhdl_205HDL_205))nD #~)HDL-205MJ Zhdl_206HDL_206:8))nD #)HDL-206NK Zhdl_207HDL_207))nD #)HDL-207OL:8 Zhdl_208HDL_208))nD #)HDL-208PM Zhdl_209HDL_209:8))nD #)HDL-209QN Zhdl_20HDL_20))nD #)HDL-20RO:8 Zhdl_211HDL_211))nD #)HDL-211SP Zhdl_213HDL_213:8))nD #)HDL-213TQ Zhdl_21HDL_21 * *nD #*HDL-21UR:8 Zhdl_220HDL_220**nD #*HDL-220VS Zhdl_222HDL_222:8\*\*nD #V*HDL-222WT Zhdl_223HDL_223**nD #*HDL-223XU:8 Zhdl_224HDL_224**nD #*HDL-224YV Zhdl_225HDL_225:8**nD #*HDL-225ZW Zhdl_227HDL_227**nD #*HDL-227[X:8 Zhdl_22HDL_22=+=+nD #7+HDL-22\Y Zhdl_230HDL_230:8N+N+nD #H+HDL-230]Z Zhdl_231HDL_231j+j+nD #d+HDL-231^[:8 Zhdl_232HDL_232|+|+nD #v+HDL-232_\ Zhdl_233HDL_233:8++nD #+HDL-233`] Zhdl_234HDL_234++nD #+HDL-234a^:8 Zhdl_235HDL_235++nD #+HDL-235b_ Zhdl_236HDL_236:8++nD #+HDL-236c` Zhdl_23HDL_23++nD #+HDL-23da:8 Zhdl_240HDL_240,,nD # ,HDL-240eb Zhdl_241HDL_241:8%,%,nD #,HDL-241fc Zhdl_250HDL_2506,6,nD #0,HDL-250gd:8 Zhdl_25HDL_25G,G,nD #A,HDL-25he Zhdl_260HDL_260:8X,X,nD #R,HDL-260if Zhdl_26HDL_26i,i,nD #c,HDL-26jg:8 Zhdl_270HDL_270z,z,nD #t,HDL-270kh Zhdl_272HDL_272:8,,nD #,HDL-272li Zhdl_27HDL_27,,nD #,HDL-27mj:8 Zhdl_281HDL_281,,nD #,HDL-281nk Zhdl_282HDL_282:8,,nD #,HDL-282ol Zhdl_283HDL_283,,nD #,HDL-283pm:8 Zhdl_284HDL_284,,nD #,HDL-284qn Zhdl_285HDL_285:8,,nD #,HDL-285ro Zhdl_287HDL_287,,nD #,HDL-287sp:8 Zhdl_288HDL_288 - -nD #-HDL-288tq Zhdl_289HDL_289:8--nD #-HDL-289ur Zhdl_28HDL_28'-'-nD #!-HDL-28vs:8 Zhdl_290HDL_2908-8-nD #2-HDL-290wt Zhdl_292HDL_292:8G-G-nD #A-HDL-292xu Zhdl_293HDL_293V-V-nD #P-HDL-293yv:8 Zhdl_294HDL_294e-e-nD #_-HDL-294zw Zhdl_295HDL_295:8t-t-nD #n-HDL-295{x Zhdl_296HDL_296--nD #}-HDL-296|y:8 Zhdl_297HDL_297--nD #-HDL-297}z Zhdl_298HDL_298:8--nD #-HDL-298~{ Zhdl_299HDL_299--nD #n-HDL-299|:8 Zhdl_29HDL_29--nD #-HDL-29} Zhdl_2HDL_2:8--nD #-HDL-2~ Zhdl_300HDL_300--nD # -HDL-300:8 Zhdl_301HDL_301--nD #-HDL-301 Zhdl_302HDL_302:8--nD #-HDL-302 Zhdl_303HDL_303..nD #.HDL-303:8 Zhdl_304HDL_304..nD #.HDL-304 Zhdl_305HDL_305:8,.,.nD #&.HDL-305 Z hdl_306HDL_306;.;.nD #5.HDL-306:8 Z hdl_307HDL_307J.J.n D  # D.HDL-307  Z hdl_308HDL_308:8   Y.Y.n D  #S.HDL-308  Z hdl_30HDL_30   h.h.n D  #nb.HDL-30:8 Zhdl_312HDL_312  y.y.n D  # s.HDL-312 Z hdl_31HDL_31:8..nD # .HDL-31 Z hdl_320HDL_320..nD # .HDL-320:8 Zhdl_321HDL_321..nD #.HDL-321 Zhdl_322HDL_322:8..nD #.HDL-322 Zhdl_325HDL_325 / /nD #/HDL-325:8 Zhdl_326HDL_326*/*/nD #$/HDL-326 Z!hdl_327HDL_327:8`/`/nD #Z/HDL-327 Zhdl_328HDL_328//n D  #$/HDL-328:8  Z%hdl_32HDL_32 //n"D "#/HDL-32 !"Z#hdl_330HDL_330:8"!!//n $D  $#$&/HDL-330 #$Z!'hdl_33HDL_33$##//n"&D "&#"/HDL-33:8 %&Z)hdl_34HDL_34&%%00n$(D $(#"(0HDL-34 '(Z#+hdl_350HDL_350:8(''00n&*D &*#&*0HDL-350 )*Z%-hdl_351HDL_351*)))0)0n(,D (,#(,#0HDL-351:8 +,Z'/hdl_352HDL_352,++:0:0n*.D *.#*.40HDL-352 -.Z)4hdl_353HDL_353:8.--K0K0n,0D ,0#,0E0HDL-353 /0Z+1hdl_354HDL_3540//\0\0n.2D .2#.9V0HDL-354:8 12Z/6hdl_360HDL_360211m0m0n05D 05#95g0HDL-3603k Q?@ @ EADING 3:8 45Z-8hdl_361HDL_36154400n27D 27#27{0HDL-361 67Z1:hdl_362HDL_362:876600n59D 59#5?0HDL-362 89Z4>hdl_36HDL_3698800n7;D 7;#020HDL-36:8 :;Z6<hdl_370HDL_370;::00n9=D 9=#?=0HDL-370 <=Z:@hdl_371HDL_371:8=<<00n;?D ;?#;V0HDL-371 >?Z8Dhdl_37HDL_37?>>00n=AD =A#7;0HDL-37:8 @AZ<Bhdl_380HDL_380A@@ 1 1n?CD ?C#VC1HDL-380 BCZ@Ghdl_381HDL_381:8CBB11nAED AE#AE1HDL-381 DEZ>Khdl_382HDL_382EDD-1-1nCHD CH#CH'1HDL-382:8FLs@ ,;JYhw܆ GHZBIhdl_383HDL_383HGG11nEJD EJ#EJ1HDL-383:8 IJZGMhdl_384HDL_384JII11nHLD HL#HL1HDL-384 KLZDOhdl_385HDL_385:8LKK11nJND JN#JN1HDL-385 MNZIQhdl_386HDL_386NMM11nLPD LP#LP1HDL-386:8 OPZKUhdl_387HDL_387POO11nNRD NR#NR1HDL-387 QRZMShdl_388HDL_388:8RQQ22nPTD PT#PT2HDL-388 STZQWhdl_389HDL_389TSS22nRVD RV#Rl2HDL-389:8 UVZOYhdl_38HDL_38VUU.2.2nTXD TX#=A(2HDL-38 WXZS[hdl_390HDL_390:8XWW?2?2nVZD VZ#lZ92HDL-390 YZZU]hdl_391HDL_391ZYYP2P2nX\D X\#X\J2HDL-391:8 [\ZW_hdl_392HDL_392\[[a2a2nZ^D Z^#Z^[2HDL-392 ]^ZYchdl_393HDL_393:8^]]u2u2n\`D \`#\`o2HDL-393 _`Z[ahdl_394HDL_394`__22n^bD ^b#^b2HDL-394:8 abZ_ehdl_395HDL_395baa22n`dD `d#`d2HDL-395 cdZ]ghdl_396HDL_396:8dcc22nbfD bf#bf2HDL-396 efZaihdl_397HDL_397fee33ndhD dh#dh3HDL-397:8 ghZckhdl_398HDL_398hgg-3-3nfjD fj#fj'3HDL-398 ijZemhdl_399HDL_399:8jii?3?3nhlD hl#h93HDL-399 klZgohdl_39HDL_39lkkN3N3njnD jn#TXH3HDL-39:8 mnZiqhdl_3HDL_3nmm_3_3nlpD lp# Y3HDL-3 opZkshdl_400HDL_400:8poop3p3nnrD nr#vrj3HDL-400 qrZmuhdl_401HDL_401rqq33nptD pt#pty3HDL-401:8 stZoyhdl_402HDL_402tss33nrvD rv#rx3HDL-402 uvZqwhdl_40HDL_40:8vuu33ntxD tx#p3HDL-40 wxZu{hdl_41HDL_41xww33nvzD vz#tz3HDL-41:8 yzZs}hdl_42HDL_42zyy33nx|D x|#x|3HDL-42 {|Zwhdl_43HDL_43:8|{{33nz~D z~#z~3HDL-43 }~Zyhdl_44HDL_44~}}33n|D |#|3HDL-44:8 Z{hdl_47HDL_4744n~D ~#~3HDL-47 Z}hdl_48HDL_48:844nD # 4HDL-48 Zhdl_4HDL_4#4#4nD #jv4HDL-4:8 Zhdl_50HDL_50A4A4nD #;4HDL-50 Zhdl_51HDL_51:8R4R4nD #L4HDL-51 Zhdl_52HDL_52m4m4nD #g4HDL-52:8 Zhdl_53HDL_53~4~4nD #x4HDL-53 Zhdl_54HDL_54:844nD #4HDL-54 Zhdl_55HDL_5544nD #4HDL-55:8 Zhdl_56HDL_5644nD #4HDL-56 Zhdl_57HDL_57:844nD #4HDL-57 Zhdl_58HDL_5844nD #4HDL-58:8 Zhdl_5HDL_544nD #4HDL-5 Zhdl_60HDL_60:844nD #4HDL-60 Zhdl_61HDL_61 5 5nD #5HDL-61:8 Zhdl_62HDL_6255nD #5HDL-62 Zhdl_63HDL_63:80505nD #*5HDL-63 Zhdl_64HDL_64A5A5nD #;5HDL-64:8 Zhdl_65HDL_65R5R5nD #L5HDL-65 Zhdl_66HDL_66:8c5c5nD #]5HDL-66 Zhdl_67HDL_67t5t5nD #n5HDL-67:8 Zhdl_68HDL_6855nD #5HDL-68 Zhdl_69HDL_69:855nD #5HDL-69 Zhdl_6HDL_655nD #5HDL-6:8 Zhdl_70HDL_7055nD #5HDL-70 Zhdl_71HDL_71:855nD #5HDL-71 Zhdl_72HDL_7255nD #5HDL-72:8 Zhdl_73HDL_7355nD #5HDL-73 Zhdl_74HDL_74:866nD #5HDL-74 Zhdl_76HDL_7666nD # 6HDL-76:8 Zhdl_77HDL_77"6"6nD #6HDL-77 Zhdl_78HDL_78:83636nD #-6HDL-78 Zhdl_79HDL_79D6D6nD #>6HDL-79:8 Zhdl_7HDL_7U6U6nD #O6HDL-7 Zhdl_80HDL_80:8f6f6nD #`6HDL-80 Zhdl_81HDL_81w6w6nD #q6HDL-81:8 Zhdl_82HDL_8266nD #6HDL-82 Z hdl_83HDL_83:866nD #6HDL-83 Zhdl_84HDL_8466nD #6HDL-84:8 Z hdl_85HDL_8566nD #6HDL-85 Zhdl_86HDL_86:866nD #6HDL-86 Z hdl_87HDL_8766nD #6HDL-87:8 Zhdl_8HDL_877nD #6HDL-8 Zhdl_90HDL_90:877nD #7HDL-90 Z hdl_91HDL_91&7&7nD # 7HDL-91:8 Zhdl_92HDL_927777nD #17HDL-92 Z hdl_93HDL_93:8H7H7nD #B7HDL-93 Zhdl_94HDL_94g7g7nD #a7HDL-94:8 Zhdl_95HDL_95}7}7nD #w7HDL-95 Zhdl_96HDL_96:877nD #7HDL-96 Zhdl_97HDL_9777nD #7HDL-97:8 Zhdl_98HDL_9877nD #7HDL-98 Zhdl_99HDL_99:8?8?8nD #v98HDL-99 Zhdl_9HDL_9P8P8nD #J8HDL-9:8 Zlbr_10LBR_10a8a8nD #[8LBR-10 Zlbr_11LBR_11:8r8r8nD #l8LBR-11 Zlbr_12LBR_1288nD #}8LBR-12:8 Zlbr_13LBR_1388nD #8LBR-13 Zlbr_14LBR_14:888nD #8LBR-14 Zlbr_15LBR_1588nD #8LBR-15:8 Zlbr_16LBR_1688nD #8LBR-16 Zlbr_17LBR_17:888nD #8LBR-17 Zlbr_18LBR_1888nD #8LBR-18:8 Zlbr_19LBR_1988nD #8LBR-19 Zlbr_1LBR_1:8 9 9nD #%9LBR-1 Zlbr_20LBR_2099nD #9LBR-20:8 Z lbr_21LBR_21-9-9nD #'9LBR-21 Zlbr_22LBR_22:8?9?9nD #99LBR-22 Z lbr_23LBR_23P9P9n D  # J9LBR-23:8  Z lbr_24LBR_24   a9a9n D  # [9LBR-24   Zlbr_25LBR_25:8   r9r9n D  # l9LBR-25  Z lbr_26LBR_26  99n D  # }9LBR-26 :8 Z lbr_27LBR_2799nD #9LBR-27   Z lbr_28LBR_28:899nD #9LBR-28   Zlbr_29LBR_2999nD # 9LBR-29 :8 Zlbr_2LBR_299nD #9LBR-2  Zlbr_30LBR_30:899nD # 9LBR-30  Zlbr_31LBR_3199nD #9LBR-31:8 Zlbr_32LBR_32::nD #:LBR-32 Z!lbr_33LBR_33:8::n D  #":LBR-33  Z#lbr_3LBR_3 *:*:n"D "#$:LBR-3:8 !"Z%lbr_4LBR_4"!!;:;:n $D  $#(5:LBR-4 #$Z)lbr_50LBR_50:8$##L:L:n"&D "&#(&F:LBR-50 %&Z!'lbr_51LBR_51&%%]:]:n$(D $(#$*W:LBR-51:8 '(Z%+lbr_5LBR_5(''o:o:n&*D &*#"$i:LBR-5 )*Z#-lbr_6LBR_6:8*))::n(,D (,#&,z:LBR-6 +,Z'/lbr_7LBR_7,++::n*.D *.#*.:LBR-7:8 -.Z)1lbr_9LBR_9.--::n,0D ,0#,:LBR-9 /0Z+3ve_0VE_0:80//::n.2D .2#J:VE-0 12Z-5ve_103VE_103211::n04D 04#:4:VE-103:8 34Z/7ve_104VE_104433::n26D 26#26:VE-104 56Z19 ve_108VE_108:8655::n48D 48#48:VE-108 78Z3;ve_109VE_109877 ; ;n6:D 6:#6<;VE-109 :8 9:Z5?!ve_10VE_10:99/;/;n8<D 8<#J2);VE-10! ;<Z7=ve_112VE_112:8<;;F;F;n:>D :>#8>@;VE-112" =>Z;Ave_120VE_120>==V;V;n<@D <@#<@P;VE-120# :8 ?@Z9C"ve_121VE_121@??;;n>BD >B#>B;VE-121$! ABZ=Eve_122VE_122:8BAA;;n@DD @D#@D;VE-122%" CDZ?G#ve_123VE_123DCC;;nBFD BF#BF;VE-123&#:8 EFZAIve_124VE_124FEE;;nDHD DH#DH;VE-124'$ GHZCK$ve_125VE_125 :8HGG;;nFJD FJ#FL;VE-125(% IJZEMve_1VE_1JII<<nHLD HL#0: <VE-1)& :8 KLZGO%ve_21VE_21LKK%<%<nJND JN#HN<VE-21*' MNZIQve_25VE_25 :8NMM7<7<nLPD LP#LP1<VE-25+( OPZKU&ve_41VE_41POOZ<Z<nNRD NR#NRT<VE-41,) :8 QRZMSve_50VE_50RQQk<k<nPTD PT#PTe<VE-50-* STZQWve_52VE_52 :8TSS}<}<nRVD RV#RVw<VE-52.+ UVZO['ve_53VE_53VUU<<nTXD TX#TX<VE-53/, :8 WXZSY ve_54VE_54XWW<<nVZD VZ#VZ<VE-540- YZZW] ve_57VE_57 :8ZYY<<nX\D X\#X\<VE-571. [\ZU_(ve_60VE_60\[[<<nZ^D Z^#Z^<VE-602/ :8 ]^ZYa ve_7VE_7^]]<<n\`D \`#\`<VE-730 _`Z[c)ve_95VE_95 :8`__,=,=n^bD ^b#^b&=VE-9541 abZ]e ve_96VE_96baa====n`dD `d#`d7=VE-9652 :8 cdZ_g*ve_97VE_97dccN=N=nbfD bf#bfH=VE-9763 efZai ve_98VE_98 :8fee_=_=ndhD dh#dY=VE-9874 ghZck+vhdl_10VHDL_10hggq=q=nfjD fj#zjk=VHDL-1085 :8 ijZemvhdl_11VHDL_11jii==nhlD hl#hl|=VHDL-1196 klZgq,vhdl_12VHDL_12 :8lkk==njnD jn#jn=VHDL-12:7 mnZiovhdl_13VHDL_13nmm==nlpD lp#lp=VHDL-13;8 :8 opZmsvhdl_15VHDL_15poo==nnrD nr#nr=VHDL-15<9 qrZku-vhdl_16VHDL_16 :8rqq==nptD pt#pt=VHDL-16=: stZowvhdl_17VHDL_17tss==nrvD rv#rv=VHDL-17>; :8 uvZqy.vhdl_18VHDL_18vuu==ntxD tx#tx=VHDL-18?< wxZs{vhdl_19VHDL_19 :8xww>>nvzD vz#v=VHDL-19@= yzZu}/vhdl_1VHDL_1zyy>>nx|D x|#h >VHDL-1A> :8 {|Zwvhdl_2047VHDL_2047|{{$>$>nz~D z~#~>VHDL-2047B? }~Zy0vhdl_2048VHDL_2048 :8~}}5>5>n|D |#|/>VHDL-2048C@ Z{vhdl_2049VHDL_2049F>F>n~D ~#~@>VHDL-2049DA :8 Z}1vhdl_2060VHDL_2060W>W>nD #Q>VHDL-2060EB Zvhdl_2092VHDL_2092 :8>>nD #>VHDL-2092FC Z2vhdl_2099VHDL_2099>>nD #>VHDL-2099GD :8 Zvhdl_20VHDL_20>>nD #|>VHDL-20HE Z3vhdl_2103VHDL_2103 :8??nD #?VHDL-2103IF Zvhdl_2111VHDL_2111??nD #?VHDL-2111JG :8 Z4vhdl_2112VHDL_2112H?H?nD #B?VHDL-2112KH Zvhdl_2131VHDL_2131 :8W?W?nD #Q?VHDL-2131LI Z5vhdl_2132VHDL_2132j?j?nD #d?VHDL-2132MJ :8 Zvhdl_2142VHDL_2142??nD #z?VHDL-2142NK Z6vhdl_2156VHDL_2156 :8??nD #?VHDL-2156OL Zvhdl_2157VHDL_2157??nD #?VHDL-2157PM :8 Z7vhdl_2158VHDL_2158??nD #?VHDL-2158QN Zvhdl_2159VHDL_2159 :8??nD #?VHDL-2159RO Z8vhdl_2160VHDL_2160??nD #?VHDL-2160SP :8 Zvhdl_2161VHDL_2161@@nD # @VHDL-2161TQ Z9vhdl_2162VHDL_2162 :8!@!@nD #@VHDL-2162UR Zvhdl_21VHDL_21M@M@nD #G@VHDL-21VS :8 Z:vhdl_2204VHDL_2204^@^@nD #X@VHDL-2204WT Zvhdl_2205VHDL_2205 :8@@nD #}@VHDL-2205XU Z;vhdl_2206VHDL_2206@@nD #@VHDL-2206YV :8 Zvhdl_2207VHDL_2207@@nD #@VHDL-2207ZW Z<vhdl_2230VHDL_2230 :8@@nD #@VHDL-2230[X Z!vhdl_2234VHDL_2234@@nD #@VHDL-2234\Y :8 Z=vhdl_2237VHDL_2237@@nD #@VHDL-2237]Z Z vhdl_2243VHDL_2243 :8@@nD #@VHDL-2243^[ Z>vhdl_2244VHDL_2244@@nD #@VHDL-2244_\ :8 Z"vhdl_2245VHDL_2245AAnD #AVHDL-2245`] Z?vhdl_2246VHDL_2246 :8AAnD #AVHDL-2246a^ Z#vhdl_2247VHDL_22470A0AnD #*AVHDL-2247b_ :8 Z@vhdl_2248VHDL_2248RARAnD #LAVHDL-2248c` Z$vhdl_2250VHDL_2250 :8pApAnD #jAVHDL-2250da ZAvhdl_2251VHDL_2251AAnD #{AVHDL-2251eb :8 ZBvhdl_2252VHDL_2252AAnD #AVHDL-2252fc ZCvhdl_2253VHDL_2253 :8AAnD #AVHDL-2253gd ZDvhdl_2254VHDL_2254AAnD #AVHDL-2254he :8 Z%vhdl_2255VHDL_2255AAnD #AVHDL-2255if Z&vhdl_2256VHDL_2256 :8AAnD #AVHDL-2256jg Z'vhdl_2257VHDL_2257!B!BnD #BVHDL-2257kh :8 ZEvhdl_2260VHDL_22602B2BnD #,BVHDL-2260li Z(vhdl_2262VHDL_2262 :8KBKBnD #EBVHDL-2262mj ZFvhdl_2263VHDL_2263ZBZBnD #TBVHDL-2263nk :8 Z)vhdl_2264VHDL_2264kBkBnD #eBVHDL-2264ol ZGvhdl_2270VHDL_2270 :8BBnD #|BVHDL-2270pm Z*vhdl_2271VHDL_2271BBnD #BVHDL-2271qn :8 ZHvhdl_2280VHDL_2280BBnD #BVHDL-2280roл,;JYhw܆h Y|8?,;JYhw܆ #dd!,;JYhw܆ \|8,;JYhw܆h Gdd ZIvhdl_2281VHDL_2281 :8BBnD #BVHDL-2281sp Z,vhdl_2282VHDL_2282BBnD #BVHDL-2282tq :8,;JYhw܆ ZJvhdl_2283VHDL_2283%C%CnD #CVHDL-2283ur :8 Z+vhdl_2284VHDL_22846C6CnD #0CVHDL-2284vs ZKvhdl_22VHDL_22 :8OCOCnD #ICVHDL-22wt Z.vhdl_232VHDL_232`C`CnD #ZCVHDL-232xu :8 ZLvhdl_265VHDL_265qCqCnD #kCVHDL-265yv Z/vhdl_266VHDL_266!:8CCnD #CVHDL-266zw Z-vhdl_267VHDL_267CCnD #CVHDL-267{x!:8 ZMvhdl_268VHDL_268CCnD #CVHDL-268|y Z1vhdl_269VHDL_269!:8CCnD #CVHDL-269}z ZNvhdl_270VHDL_270CCnD #CVHDL-270~{!:8 Z2vhdl_271VHDL_271CCnD #CVHDL-271| ZOvhdl_272VHDL_272!:8CCnD #CVHDL-272} ZPvhdl_273VHDL_273 D DnD #DVHDL-273~!:8 Z3vhdl_274VHDL_274DDnD #DVHDL-274 ZQvhdl_275VHDL_275!:81D1DnD #+DVHDL-275 Z 0vhdl_276VHDL_276EDEDn D  # ?DVHDL-276!:8  Z Rvhdl_277VHDL_277 YDYDn D  # SDVHDL-277  ZSvhdl_278VHDL_278!:8   jDjDn  D   #  dDVHDL-278  Z5vhdl_279VHDL_279   {D{Dn D  # uDVHDL-279!:8 Z 4vhdl_2VHDL_2DDn D  #xDVHDL-2 Z Tvhdl_3VHDL_3!:8DDnD # DVHDL-3 Z6vhdl_7VHDL_7DDnD #DVHDL-7!:8 ZUvss_0VSS_0DDnD #bDVSS-0 Z8vss_1015VSS_1015!:8DDnD #DVSS-1015 ZVvss_101VSS_1015E5EnD #4/EVSS-101!:8 Z!9vss_1023VSS_1023EEnD #EVSS-1023c BBd@ @ dd!:8 Z#Wvss_1029VSS_1029EEn"D "#"EVSS-1029!dd!:8 Mhdd !"Z%:vss_1032VSS_1032"!!gFgFn$D $#$aFVSS-1032!:8 #$Z'Xvss_1033VSS_1033$##FFn"&D "&#"&FVSS-1033 %&Z!+;vss_104VSS_104!:8&%%FFn$(D $(#$(FVSS-104 '(Z#-Yvss_105VSS_105(''FFn&,D &,#&,FVSS-105\|8)i Bd@ @ ddOOTNOTE REFERENCE*hOdd +,Z%/7vss_1065VSS_1065!:8,++3G3Gn(.D (.#(.-GVSS-1065 -.Z'1Zvss_1081VSS_1081.--_G_Gn,0D ,0#,0YGVSS-1081!:8 /0Z+3<vss_1084VSS_10840//GGn.2D .2#.2GVSS-1084 12Z-5[vss_1085VSS_1085!:8211GGn04D 04#06GVSS-1085 34Z/7=vss_10VSS_10433HHn26D 26#b HVSS-10!:8 56Z19\vss_110VSS_110655YHYHn48D 48#28SHVSS-110 78Z3;?vss_117VSS_117!:8877HHn6:D 6:#6:HVSS-117 9:Z5=]vss_118VSS_118:99HHn8<D 8<#8<HVSS-118!:8 ;<Z7?@vss_119VSS_119<;;$I$In:>D :>#:FIVSS-119 =>Z9A^vss_120VSS_120!:8>==KIKIn<@D <@#F@EIVSS-120 ?@Z;CAvss_1210VSS_1210@??rIrIn>BD >B#>BlIVSS-1210!:8 ABZ=E_vss_123VSS_123BAAIIn@DD @D#@DIVSS-123 CDZ?GBvss_1290VSS_1290!:8DCCIInBFD BF#BLIVSS-1290 EFZAI`vss_12VSS_12FEEIInDHD DH#<>IVSS-12!:8 GHZCK>vss_1300VSS_1300HGGJJnFJD FJ#LJJVSS-1300 IJZEOavss_139VSS_139!:8JIIGJGJnHLD HL#HNAJVSS-139 KLZGMDvss_13VSS_13LKKJJnJND JN#DHzJVSS-13!:8 MNZKQCvss_140VSS_140NMMJJnLPD LP#JPJVSS-140 OPZISbvss_1500VSS_1500!:8POOKKnNRD NR#NRJVSS-1500 QRZMWEvss_157VSS_157RQQKKnPTD PT#PTKVSS-157!:8 STZOUcvss_16VSS_16TSSIKIKnRVD RV#RVCKVSS-16 UVZS[dvss_18VSS_18!:8VUU{K{KnTXD TX#T`uKVSS-18 WXZQYGvss_1904VSS_1904XWWKKnVZD VZ#`ZKVSS-1904!:8 YZZW]Fvss_1905VSS_1905ZYYKKnX\D X\#X\KVSS-1905 [\ZU_evss_1906VSS_1906!:8\[[LLnZ^D Z^#Z^ LVSS-1906 ]^ZYcHvss_1907VSS_1907^]](L(Ln\`D \`#\p"LVSS-1907!:8 _`Z[afvss_19VSS_19`__=L=Ln^bD ^b#VX7LVSS-19 abZ_egvss_1VSS_1!:8baazLzLn`dD `d#4tLVSS-1 cdZ]gJvss_204VSS_204dccLLnbfD bf#pfLVSS-204!:8 efZaihvss_206VSS_206feeLLndhD dh#dhLVSS-206 ghZckIvss_235VSS_235!:8hggMMnfjD fj#fjMVSS-235 ijZeoivss_244VSS_244jiijMjMnhlD hl#hldMVSS-244!:8 klZgmLvss_297VSS_297lkkMMnjnD jn#jnMVSS-297 mnZkqKvss_298VSS_298!:8nmmMMnlpD lp#lrMVSS-298 opZisjvss_2VSS_2pooNNnnrD nr#^dMVSS-2!:8 qrZmuMvss_33VSS_33rqqONONnptD pt#ntINVSS-33 stZowkvss_34VSS_34!:8tssNNnrvD rv#rvNVSS-34 uvZqyNvss_35VSS_35vuuNNntxD tx#txNVSS-35!:8 wxZs{lvss_416VSS_416xww*O*OnvzD vz#vz$OVSS-416 yzZu}Pvss_46VSS_46!:8zyyZOZOnx|D x|#x|TOVSS-46 {|Zwmvss_49VSS_49|{{OOnz~D z~#zOVSS-49!:8 }~ZyOvss_501VSS_501~}}OOn|D |#OVSS-501 Z{nvss_50VSS_50!:8PPn~D ~#|~PVSS-50 Z}Rvss_523VSS_523VPVPnD #~PPVSS-523!:8 Zovss_524VSS_524PPnD #PVSS-524 ZQvss_542VSS_542!:8nQnQnD #hQVSS-542 Zpvss_543VSS_543QQnD #QVSS-543!:8 Zqvss_565VSS_5650R0RnD #*RVSS-565 ZSvss_567VSS_567!:8YRYRnD #SRVSS-567 Zrvss_568VSS_568RRnD #~RVSS-568!:8 ZTvss_573VSS_573RRnD #RVSS-573 ZUvss_574VSS_574!:8)S)SnD ##SVSS-574 ZVvss_576VSS_576`S`SnD #ZSVSS-576!:8 Zsvss_577VSS_577SSnD #~SVSS-577 ZWvss_580VSS_580!:8SSnD #SVSS-580 Ztvss_701VSS_701SSnD #SVSS-701!:8 ZXvss_702VSS_702TTnD #TVSS-702 ZYvss_703VSS_703":8 Z< > hid_record_lastHID_RECORD_LAST > = ? Z= ? hid_record_nextHID_RECORD_NEXT ? > @ Z> @ hid_record_prevHID_RECORD_PREVZ|8 @ ? A Z? A #0hid_wizbackHID_WIZBACK A @ B Z@ B $0hid_wiznextHID_WIZNEXT B A C ZA %0hid_wizfinishHID_WIZFINISHZ|8 C B D ZD pafx_hidd_filesaveAFX_HIDD_FILESAVE D C E ZC E pafx_hidd_fontAFX_HIDD_FONT E D F ZD F pafx_hidd_colorAFX_HIDD_COLORZ|8 F E G ZE G pafx_hidd_printAFX_HIDD_PRINT G F H ZF H  pafx_hidd_printsetupAFX_HIDD_PRINTSETUP H G I ZG I  pafx_hidd_findAFX_HIDD_FINDZ|8 I H J ZH J  pafx_hidd_replaceAFX_HIDD_REPLACE J I K ZI K xafx_hidd_newtypedlgAFX_HIDD_NEWTYPEDLG K J L ZJ L xafx_hidd_printdlgAFX_HIDD_PRINTDLGZ|8 L K M ZK M xafx_hidd_preview_toolbarAFX_HIDD_PREVIEW_TOOLBAR M L N ZL N  xafx_hidd_preview_shorttoolbarAFX_HIDD_PREVIEW_SHORTTOOLBAR N M O ZM O xafx_hidd_insertobjectAFX_HIDD_INSERTOBJECTZ|8 O N P ZN P xafx_hidd_changeiconAFX_HIDD_CHANGEICON P O Q ZO Q xafx_hidd_convertAFX_HIDD_CONVERT Q P R ZP R xafx_hidd_pastespecialAFX_HIDD_PASTESPECIALZ|8 R Q S ZQ S xafx_hidd_editlinksAFX_HIDD_EDITLINKS S R T ZR T  xafx_hidd_filebrowseAFX_HIDD_FILEBROWSE T S U ZS U  xafx_hidd_busyAFX_HIDD_BUSYZ|8 U T V ZT V  xafx_hidd_objectpropertiesAFX_HIDD_OBJECTPROPERTIES V U W ZU W  xafx_hidd_changesourceAFX_HIDD_CHANGESOURCE W V X ZV X  afx_hidp_no_error_availableAFX_HIDP_NO_ERROR_AVAILABLEZ|8 X W Y ZW Y afx_hidp_invalid_filenameAFX_HIDP_INVALID_FILENAME Y X Z ZX Z afx_hidp_failed_to_open_docAFX_HIDP_FAILED_TO_OPEN_DOC Z Y [ ZY [ afx_hidp_failed_to_save_docAFX_HIDP_FAILED_TO_SAVE_DOCZ|8 [ Z \ ZZ \ afx_hidp_ask_to_saveAFX_HIDP_ASK_TO_SAVE \ [ ] Z[ ] afx_hidp_failed_to_create_docAFX_HIDP_FAILED_TO_CREATE_DOC ] \ ^ Z\ ^ afx_hidp_file_too_largeAFX_HIDP_FILE_TOO_LARGEZ|8 ^ ] _ Z] _ afx_hidp_failed_to_start_printAFX_HIDP_FAILED_TO_START_PRINT _ ^ ` Z^ ` afx_hidp_failed_to_launch_helpAFX_HIDP_FAILED_TO_LAUNCH_HELP ` _ a Z_ a afx_hidp_internal_failureAFX_HIDP_INTERNAL_FAILUREZ|8 a ` b Z` b  afx_hidp_command_failureAFX_HIDP_COMMAND_FAILURE b a c Za c  afx_hidp_failed_memory_allocAFX_HIDP_FAILED_MEMORY_ALLOC c b d Zb d afx_hidp_parse_intAFX_HIDP_PARSE_INTZ|8 d c e Zc e afx_hidp_parse_realAFX_HIDP_PARSE_REAL e d f Zd f afx_hidp_parse_int_rangeAFX_HIDP_PARSE_INT_RANGE f e g Ze g afx_hidp_parse_real_rangeAFX_HIDP_PARSE_REAL_RANGEZ|8 g f h Zf h afx_hidp_parse_string_sizeAFX_HIDP_PARSE_STRING_SIZE h g i Zg i afx_hidp_parse_radio_buttonAFX_HIDP_PARSE_RADIO_BUTTON i h j Zh j afx_hidp_parse_byteAFX_HIDP_PARSE_BYTE[|8 j i k Zi k afx_hidp_parse_uintAFX_HIDP_PARSE_UINT k j l Zj l afx_hidp_parse_datetimeAFX_HIDP_PARSE_DATETIME l k m Zk m afx_hidp_parse_currencyAFX_HIDP_PARSE_CURRENCY[|8 m l n Zl n  afx_hidp_failed_invalid_formatAFX_HIDP_FAILED_INVALID_FORMAT n m o Zm o !afx_hidp_failed_invalid_pathAFX_HIDP_FAILED_INVALID_PATH o n p Zn p "afx_hidp_failed_disk_fullAFX_HIDP_FAILED_DISK_FULL[|8 p o q Zo q #afx_hidp_failed_access_readAFX_HIDP_FAILED_ACCESS_READ q p r Zp r $afx_hidp_failed_access_writeAFX_HIDP_FAILED_ACCESS_WRITE r q s Zq s %afx_hidp_failed_io_error_readAFX_HIDP_FAILED_IO_ERROR_READ[|8 s r t Zr t &afx_hidp_failed_io_error_writeAFX_HIDP_FAILED_IO_ERROR_WRITE t s u Zs u afx_hidp_static_objectAFX_HIDP_STATIC_OBJECT u t v Zt v afx_hidp_failed_to_connectAFX_HIDP_FAILED_TO_CONNECT[|8 v u w Zu w afx_hidp_server_busyAFX_HIDP_SERVER_BUSY w v x Zv x afx_hidp_bad_verbAFX_HIDP_BAD_VERB x w y Zw y afx_hidp_failed_to_notifyAFX_HIDP_FAILED_TO_NOTIFY[|8 y x z Zx z afx_hidp_failed_to_launchAFX_HIDP_FAILED_TO_LAUNCH z y { Zy { afx_hidp_ask_to_updateAFX_HIDP_ASK_TO_UPDATE { z | Zz | afx_hidp_failed_to_updateAFX_HIDP_FAILED_TO_UPDATE[|8 | { } Z{ } afx_hidp_failed_to_registerAFX_HIDP_FAILED_TO_REGISTER } | ~ Z| ~ afx_hidp_failed_to_auto_registeAFX_HIDP_FAILED_TO_AUTO_REGISTER ~ }  Z}  afx_hidp_failed_to_convertAFX_HIDP_FAILED_TO_CONVERT[|8  ~  Z~  afx_hidp_get_not_supportedAFX_HIDP_GET_NOT_SUPPORTED   Z  afx_hidp_set_not_supportedAFX_HIDP_SET_NOT_SUPPORTED   Z  afx_hidp_ask_to_discardAFX_HIDP_ASK_TO_DISCARD[|8   Z  afx_hidp_failed_to_createAFX_HIDP_FAILED_TO_CREATE   Z  afx_hidp_failed_mapi_loadAFX_HIDP_FAILED_MAPI_LOAD   Z  afx_hidp_invalid_mapi_dllAFX_HIDP_INVALID_MAPI_DLL[|8   Z  afx_hidp_failed_mapi_sendAFX_HIDP_FAILED_MAPI_SEND   Z  afx_hidp_file_noneAFX_HIDP_FILE_NONE   Z  afx_hidp_file_genericAFX_HIDP_FILE_GENERIC[|8   Z  afx_hidp_file_not_foundAFX_HIDP_FILE_NOT_FOUND   Z  afx_hidp_file_bad_pathAFX_HIDP_FILE_BAD_PATH   Z  afx_hidp_file_too_many_openAFX_HIDP_FILE_TOO_MANY_OPEN[|8   Z  afx_hidp_file_access_deniedAFX_HIDP_FILE_ACCESS_DENIED   Z  afx_hidp_file_invalid_fileAFX_HIDP_FILE_INVALID_FILE   Z  afx_hidp_file_remove_currentAFX_HIDP_FILE_REMOVE_CURRENT[|8   Z  afx_hidp_file_dir_fullAFX_HIDP_FILE_DIR_FULL   Z  afx_hidp_file_bad_seekAFX_HIDP_FILE_BAD_SEEK   Z  afx_hidp_file_hard_ioAFX_HIDP_FILE_HARD_IO[|8   Z  afx_hidp_file_sharingAFX_HIDP_FILE_SHARING   Z  afx_hidp_file_lockingAFX_HIDP_FILE_LOCKING   Z  afx_hidp_file_diskfullAFX_HIDP_FILE_DISKFULL[|8   Z  afx_hidp_file_eofAFX_HIDP_FILE_EOF   Z  afx_hidp_arch_noneAFX_HIDP_ARCH_NONE   Z  afx_hidp_arch_genericAFX_HIDP_ARCH_GENERIC[|8   Z  afx_hidp_arch_readonlyAFX_HIDP_ARCH_READONLY   Z  afx_hidp_arch_endoffileAFX_HIDP_ARCH_ENDOFFILE   Z  afx_hidp_arch_writeonlyAFX_HIDP_ARCH_WRITEONLY[|8   Z  afx_hidp_arch_badindexAFX_HIDP_ARCH_BADINDEX   Z  afx_hidp_arch_badclassAFX_HIDP_ARCH_BADCLASS   Z  afx_hidp_arch_badschemaAFX_HIDP_ARCH_BADSCHEMA[|8   Z  afx_hidp_sql_connect_failAFX_HIDP_SQL_CONNECT_FAIL   Z  afx_hidp_sql_recordset_forward_AFX_HIDP_SQL_RECORDSET_FORWARD_ONLY   Z  afx_hidp_sql_empty_column_listAFX_HIDP_SQL_EMPTY_COLUMN_LIST[|8   Z  afx_hidp_sql_field_schema_mismaAFX_HIDP_SQL_FIELD_SCHEMA_MISMATCH   Z  afx_hidp_sql_illegal_modeAFX_HIDP_SQL_ILLEGAL_MODE   Z  afx_hidp_sql_multiple_rows_affeAFX_HIDP_SQL_MULTIPLE_ROWS_AFFECTED[|8   Z  afx_hidp_sql_no_current_recordAFX_HIDP_SQL_NO_CURRENT_RECORD   Z  afx_hidp_sql_no_rows_affectedAFX_HIDP_SQL_NO_ROWS_AFFECTED   Z  afx_hidp_sql_recordset_readonlyAFX_HIDP_SQL_RECORDSET_READONLY[|8   Z  afx_hidp_sql_sql_no_totalAFX_HIDP_SQL_SQL_NO_TOTAL   Z  afx_hidp_sql_odbc_load_failedAFX_HIDP_SQL_ODBC_LOAD_FAILED   Z  afx_hidp_sql_dynaset_not_supporAFX_HIDP_SQL_DYNASET_NOT_SUPPORTED[|8   Z  afx_hidp_sql_snapshot_not_suppoAFX_HIDP_SQL_SNAPSHOT_NOT_SUPPORTED   Z  afx_hidp_sql_api_conformanceAFX_HIDP_SQL_API_CONFORMANCE   Z  afx_hidp_sql_sql_conformanceAFX_HIDP_SQL_SQL_CONFORMANCE[|8   Z  afx_hidp_sql_no_data_foundAFX_HIDP_SQL_NO_DATA_FOUND   Z  afx_hidp_sql_row_update_not_supAFX_HIDP_SQL_ROW_UPDATE_NOT_SUPPORTED   Z  afx_hidp_sql_odbc_v2_requiredAFX_HIDP_SQL_ODBC_V2_REQUIRED[|8   Z  afx_hidp_sql_no_positioned_updaAFX_HIDP_SQL_NO_POSITIONED_UPDATES   Z  afx_hidp_sql_lock_mode_not_suppAFX_HIDP_SQL_LOCK_MODE_NOT_SUPPORTED   Z  afx_hidp_sql_data_truncatedAFX_HIDP_SQL_DATA_TRUNCATED[|8   Z  afx_hidp_sql_row_fetchAFX_HIDP_SQL_ROW_FETCH   Z  afx_hidp_sql_incorrect_odbcAFX_HIDP_SQL_INCORRECT_ODBC   Z  afx_hidp_sql_update_delete_failAFX_HIDP_SQL_UPDATE_DELETE_FAILED[|8   Z  afx_hidp_sql_dynamic_cursor_notAFX_HIDP_SQL_DYNAMIC_CURSOR_NOT_SUPPORTED   Z  afx_hidp_dao_engine_initializatAFX_HIDP_DAO_ENGINE_INITIALIZATION   Z  afx_hidp_dao_dfx_bindAFX_HIDP_DAO_DFX_BIND[|8   Z  afx_hidp_dao_object_not_openAFX_HIDP_DAO_OBJECT_NOT_OPEN   Z  afx_hidp_dao_rowtooshortAFX_HIDP_DAO_ROWTOOSHORT   Z  afx_hidp_dao_badbindinfoAFX_HIDP_DAO_BADBINDINFO[|8   Z  afx_hidp_dao_columnunavailableAFX_HIDP_DAO_COLUMNUNAVAILABLE   Z afx_hidw_toolbarAFX_HIDW_TOOLBAR   Z afx_hidw_preview_barAFX_HIDW_PREVIEW_BAR[|8   Z  afx_hidw_resize_barAFX_HIDW_RESIZE_BAR   Z  afx_hidw_dockbar_topAFX_HIDW_DOCKBAR_TOP   Z  afx_hidw_dockbar_leftAFX_HIDW_DOCKBAR_LEFTθ8   Z  afx_hidw_dockbar_rightAFX_HIDW_DOCKBAR_RIGHT   Z  afx_hidw_dockbar_bottomAFX_HIDW_DOCKBAR_BOTTOM   Z  afx_hidw_dockbar_floatAFX_HIDW_DOCKBAR_FLOAT[|8   Z2train_animationTRAIN_ANIMATION   Z  hidr_popup1HIDR_POPUP1   Z  hidd_aboutbox_chiptreeHIDD_ABOUTBOX_CHIPTREE\|8   Z  hidd_proppage_chiptreeHIDD_PROPPAGE_CHIPTREE   Z  hidd_exportHIDD_EXPORT   Z hidd_export_win95HIDD_EXPORT_WIN95\|8   Z hidd_timing_slack_filterHIDD_TIMING_SLACK_FILTER   Z  hidd_aboutbox_schemctlHIDD_ABOUTBOX_SCHEMCTL  Z hidd_proppage_schemctlHIDD_PROPPAGE_SCHEMCTL\|8:   331380331380   Z331380]|8  331440331440   Z331440  331520331520]|8   Z331520  331580331580   Z331580*8 on(C)_xnf(C)_XNF ;;' f;'Body TextBODY TEXT*8 U;'Body Text 2BODY TEXT 2 e(;'Body Text Indent 2BODY TEXT INDENT 2 ҿ;'Body Text Indent 3BODY TEXT INDENT 3*8  ' R ' ;'8 ;' ?m, {{DZDZI2)ddddLUCENT_OPTION.GIF]8 `Zl dont_touchDont_Touch  Z  logic_to_memory_mappingLogic_to_Memory_Mapping   \\#$CiZkZLogic to Memory Mapping a8   \\\# cZ\ZRegisters Constraint Entry >Z>Z Z  registers_constraint_entryRegisters_Constraint_Entry  Z  registers_constraint_tableRegisters_Constraint_TAble":8   >Z\\#  XZpZ Registers Constraint TAble   \\# kZZ Registers Constraint Table After Optimization k]\ Z  registers_constraint_table_afteRegisters_Constraint_Table_After_Optimization_8 *Z*ZdZ preserve_hierarchyPreserve_Hierarchy, ||NZNZI2)hdddALTERA_OPTION.GIFc ] MAMhY8, LL3Z3Z\^+IddddCONSTR_TABL.GIF \\8 #:Z'FSM State Assignment  enable_verilog_preprocessorEnable_Verilog_PreprocessorY8   \\8 #"^[[ Enable Verilog Preprocessor ?2 5  ?2  OMMAND8 z H  B?@ x^ t?llH<<ۺ8 >0~MBh register_retiming_with_fpga_comRegister_Retiming_with_FPGA_Compiler_II= DLCFPGA Compiler II Altera EditionFPGAEXP.HLP\8  JumpId(`appnotes.hlp',`Simplifying_an_HDL_Design_with_FPGA_Express_Built_in_Module_Generation') $ ' .;;'heading 1#1HEADING 1#1 8, vv\\xZ> ddddSUBPATH_AN_B.GIF  R;;xx'captionCAPTION _d;'Body#1BODY#18 x;'Body Text 2#1BODY TEXT 2#1 u  xx'  ''8 !;',  ] ]-d2r$dddd3_7.GIFV   Z  view_tool_bar_commandView_Tool_Bar_command":8   ]]]] View Tool Bar command   Z  push_down_commandPush_Down_command   ]] Zoom Full command":8  Z  zoom_full_commandZoom_Full_command   ]]]] Zoom In command  Z  zoom_in_commandZoom_In_command":8   ^^] ^ Zoom out command  Z  zoom_out_commandZoom_out_command   ]]]] Push Down command":8   Z  pop_up_commandPop_Up_command   ]]]^ Pop Up command   Z find_schematic_object_commandFind_Schematic_Object_commandSM8   ]]^^ Find Schematic Object command   welcome_to_fpga_expressWelcome_to_FPGA_Express    8^%^X U^Welcome to FPGA Expressc8  ]_]_ welcome_to_fpga_compiler_ii_altWelcome_to_FPGA_Compiler_II_Altera_Edition_    R^m^X !^Welcome to FPGA Compiler II Altera Edition!