%+%LPM.LPM_CLSHIFT__FPGA_EXPRESS.sim _AV:/pdq/libraries/LPM/src/lpm.vhdLPM.LPM_COMPONENTS.simRσLPM.LPM_CLSHIFT.simV7%toc%׷PDgQQQQW`XP_$Q_%symtab%(1P_] ^l ]pHQQDQ$̾>P_ Q>P_>P_tQ>)P_Q>7P_>>P_Q>GP_>QP_Q>ZP_pQ>_P_>pP_Q>yP_ Q>P_>P_>P_LQ>P_Q>P_Q>P_hQ>P_Q%P_=Q@ط>P_lQ%QP_>P_Q%lQP_>P_=TQ >P_Q%QP_>P_=WP_Q QtQ Q`Q$-%QP_A QtQQQQ$tQQP_$QQP_ hQOt4QA8QhQ$QQ)P_Qt5 hQ OtlQApQhQ   $QQ>P_Qtf hQOtQAQhQ$pQQQP_8Qt ApQQ QLQQQ hQ l QAQhQ@(QQZP_QQ hQ l 8QAP_QP_Q QhQDQ$QQ_5QQW4LPM_WIDTHPOSITIVELPM_WIDTHDISTLPM_SHIFTTYPESTRINGLPM_TYPEL_CLSHIFTLPM_HINTDATASTD_LOGIC_VECTORDISTANCEDIRECTIONSTD_LOGIC'0'RESULTUNDERFLOWOVERFLOWLPM_CLSHIFTSTDWORKIEEESTD_LOGIC_1164LPMLPM_COMPONENTSLPM__LPM_CLSHIFTFPGA_EXPRESSLPM__LPM_CLSHIFT__FPGA_EXPRESSQQdQxQ@QQQQQQPQQXQQQQQQQBCDSTUY\^abefgjklpqrstuwxy:!&+05:?DINSX]bglqv{0Li~!=Zq(?Vdm{:* *:*xT *:*Q *pQQ QLQ Q"Q{LACIGOLz`TFIHSLC_MPL zDESUNUz  (08@HP\dlt| (08@DHLPTX\hptx|^l 5QfQQhQQ