%+%LPM.LPM_FF__FPGA_EXPRESS.sim [V:/pdq/libraries/LPM/src/lpm.vhdLPM.LPM_COMPONENTS.simRσLPM.LPM_FF.sim@O%toc%׷PDgP_&Q_ a`Zbcc@cc%symtab%(1P_]= @T ]pHc@cВc$WV>P_c>P_>P_c>&P_>-P_$c>8P_\c>CP_c>NP_̚c>WP_>\P_c>eP_hc>jP_>{P_ĝc>P_>P_ c>P_>P_|c>P_>P_؞c>P_ȑc4c>P_c>P_c>P_Hc>P_c>P_c>P_c%P_=xc@ط>P_c%cP_>P_8c%cP_>P_=c >P_c%8cP_>P_=.aP_cc \c cc81)$cP_Acc$c\cc̚cc$c@cP_ cOttcAxcc$$c@cP_ct9 cOtcAcc   $\c@c-P_@ctf c OtcAcc$c@c8P_xct  cOtcA cc$̚c@cCP_ct cOtTcAXcc$c@cNP_ct cOtcAcc$hc@c\P_ ct Ahcĝc c|c؞c4cccHcc c! l cAcc@ (ĝc@ceP_cc$( c@c{P_ &(|c@cP_ ((؞c@cP_ *(4c@cP_ ,(c@cP_ .(c@cP_ 0(Hc@cP_ 2(c@cP_ 4 c# l cAcc@"(@cP_cc65cc a>P_@cP_cccȢc86c Q_5@c@c a4LPM_WIDTHPOSITIVELPM_AVALUESTRINGLPM_SVALUELPM_PVALUELPM_FFTYPELPM_TYPEL_FFLPM_HINTDATASTD_LOGIC_VECTORCLOCKSTD_LOGICENABLE'1'SLOAD'0'SCLRSSETALOADACLRASETQLPM_FFSTDWORKIEEESTD_LOGIC_1164LPMLPM_COMPONENTSLPM__LPM_FFFPGA_EXPRESSLPM__LPM_FF__FPGA_EXPRESScc,chc̓cĐcdc,ccؐcxccܑcccccccc?CJKLMVYZ[_`avwx|}~'()-4567@CDEIJK`abfghuvw{")*+,589:>?@UVW[\]lmnrst $%&*1234=@ABFGH]^_cdetuvz}K!&+05:?DINSX]bglqv{+@\y*Fcx;Xo'C`w={:*    *!:*xT"" "*#$&hc&ĝc( c*|c,؞c.4c0c2c4Hc6c{DESUNUzDESUNUzDESUNUz`FFDzFF_MPLzDESUNUz  (08@HP\dlt| $,4<DHLPTX\hptx|  $(,8@T9cf$c\cc̚c c6c=@c