%+%LPM.LPM_FIFO_DC__FPGA_EXPRESS.sim V:/pdq/libraries/LPM/src/lpm.vhdLPM.LPM_COMPONENTS.simRσLPM.LPM_FIFO_DC.sim)a%toc%׷PDgP_RQ_ a`Zbff8ff%symtab%(1P_J]} + ]pHf8ff$^V>P_f>P_>P_f>&P_lf>3P_f>AP_>HP_f>QP_>[P_f>dP_f>iP_>zP_Pff>P_>P_P_f>P_f>P_Pf>P_>P_f>P_f>P_f>P_lf>P_f>P_$f>P_f>P_f>P_f%P_=f@ط>P_ f%fP_>P_Lf% fP_>P_=f >Q_f%LfQ_>Q_=.aP_ff lf ff5fQ_Afflffff$f8fP_$lf8fP_$f8f&P_ fOt,fA0ff$f8f3P_ft f OtdfAhff   $f8fHP_ft   fOtfAff$f8f[P_0ftJAff&Q_8f&Q_ffff5vf3Q_58f8f a4JLPM_WIDTHPOSITIVELPM_WIDTHULPM_NUMWORDSLPM_SHOWAHEADSTRINGLPM_TYPEL_FIFO_DCLPM_HINTDATASTD_LOGIC_VECTORWRCLOCKSTD_LOGICRDCLOCKWRREQRDREQACLR'0'QWRUSEDWRDUSEDWWRFULLRDFULLWREMPTYRDEMPTYLPM_FIFO_DCSTDWORKIEEESTD_LOGIC_1164LPMLPM_COMPONENTSLPM__LPM_FIFO_DCFPGA_EXPRESSLPM__LPM_FIFO_DC__FPGA_EXPRESSffffff|fffxf$ffffdffTffff,ffxffhff@f