%+%LPM.LPM_LATCH__FPGA_EXPRESS.sim JV:/pdq/libraries/LPM/src/lpm.vhdLPM.LPM_COMPONENTS.simRσLPM.LPM_LATCH.sim %toc%׷PDgP_P_ a`ZbbbHbb%symtab%(1P_] (5 ]pHbHb0b$VV>P_ b>P_>P_Db>&P_>-P_|b>8P_b>AP_>IP_b>RP_WP_>hP_b>mP_>wP_b>|P_>P_Pb>P_b>P_Tb>P_b%P_=b@ط>P_Xb%bP_>P_b%XbP_>P_=@b >P_b%bP_>P_=.aP_bbDb bb$,bP_A bDb|bbb$DbHbP_ TbOtbAbTb$|bHbP_`bt TbOtbAbTb   $bHb-P_bt Tb OtP_HbP_b bTbb$bP_5HbHb a4LPM_WIDTHPOSITIVELPM_AVALUESTRINGLPM_PVALUELPM_TYPEL_LATCHLPM_HINTDATASTD_LOGIC_VECTORGATESTD_LOGICASET'0'ACLRQLPM_LATCHSTDWORKIEEESTD_LOGIC_1164LPMLPM_COMPONENTSLPM__LPM_LATCHFPGA_EXPRESSLPM__LPM_LATCH__FPGA_EXPRESSbbdbb,bbbb4bbbPbbDbbxbbJKLMNQRSW^_`ajmnostu   !%&'678<?ADEHIJMNOSTUVWXZ[\ciopquxz}~8!&+05:?DINSX]bglqv2Od9Tp"9GPdr{:* *:*xT *&