%+%LPM.LPM_MULT__FPGA_EXPRESS.sim V:/pdq/libraries/LPM/src/lpm.vhdLPM.LPM_COMPONENTS.simRσLPM.LPM_MULT.simN8'%toc%׷PDg Wd1W0Wd1W@[`z\P_HQ_%symtab%RR(1P_@]U  ]pH#W0W"W$RV>P_$W>P_>P_ %W>'P_`%W>2P_>:P_%W>EP_&W>XP_>_P_@'W>lP_>tP_x(W>}P_>P_)W>P_+W>P_>P_H,W>P_,W>P_>P_>P_-W>P_\-W>P_>P_.W>P_/W>P_#W>P_"W%P_=x#W@ط>P_"W%"WP_>P_8#W%"WP_>P_=#W >P_#W%8#WP_>Q_=N[P_ W$W*W $W80W+x0WQ_A$W %W`%W%W&W@'Wx(W)W$ %W0WP_$`%W0WP_$%W0W'P_dd$&W0W:P_ #WOtt&WAx&W#W $@'W0WEP_&Wt$x(W0W_P_@@  #W Ot(WA(W#W $)W0WtP_'Wt  #WOt8)WA<)W#W$+W0WP_(Wt"A+WH,W,W-W\-W.W/W #W l *WA*W#W@(H,W0WP_$*W$*W #W l +WA+W#W@(,W0WP_d+Wd+W(-W0WP_ !(\-W0WP_ #(.W0WP_ % #W l $.WA(.W#W@(/W0WP_-W-W' #W l d/WAh/W#W@(0WP_.W.W)5#W#W@[>Q_0WQ_ W$W#W1W+N\1W,Q_50W0W@[4@LPM_WIDTHAPOSITIVELPM_WIDTHBLPM_WIDTHSNATURALLPM_WIDTHPLPM_REPRESENTATIONSTRINGLPM_PIPELINEINTEGERLPM_TYPEL_MULTLPM_HINTDATAASTD_LOGIC_VECTORDATABACLRSTD_LOGIC'0'CLOCKCLKEN'1'SUMRESULTLPM_MULTSTDWORKIEEESTD_LOGIC_1164LPMLPM_COMPONENTSLPM__LPM_MULTFPGA_EXPRESSLPM__LPM_MULT__FPGA_EXPRESS W"W?@DEFSTUYZ[hijnop}~ !./04;<=>GJKLPQRghimno{|}~ $%&*+,;<=ABCRSTXYZijkovwxy    !"&'()*+-./6<BCDHKMPQG!&+05:?DINSX]bglqv{,AVk1Mj'>Ul #7EU{:* *:*xT *:*\ *\:*kV *+WH,W!,W#-W%\-WV& k '.W)/W{yDENGISNUzyTLUM_MPLzDESUNUz  (08@HP\dlt| $,4<DLT\dlt| $,048<@DP`%W&W@'Wx(W")WN#WU0W