

SDRAM Controller Megafunction

Solution Brief 38

April 1999, ver. 1

Target Applications:

Embedded systems for telecommunications, networking, graphics, and industrial controls

Family:

FLEX[®] 10K

Vendor:



Stargate Solutions, Inc.
2355 Old Oakland Road, Suite 33
San Jose, CA 95131
Info@sgates.com
<http://www.sgates.com>

Features

- Fully synchronous design
- All signals are registered on the rising edge of the system clock
- Simple request/acknowledge interface to the application
- Standard interface to the SDRAM, compatible with typical SDRAMs
- Tracks SDRAM refreshes
- Includes option to power down the SDRAM for low-power applications

General Description

The SDRAM controller megafunction provides a simple request/handshake interface to the application and a standard interface to the SDRAM. The megafunction handles all SDRAM-related command generation and data transfers, including refresh generation. Thus, the megafunction hides all protocol-related complexities from the application.


Functional Description

The SDRAM controller megafunction contains the registers described below.

- *Application Interface*—The application interface contains the control register, the refresh time, and the status register. When an application is ready to read or write data to the memory, the application asserts the `rqst` signal. In response, the megafunction asserts the `cmd_acpt` signal to acknowledge the request.
- *Primary Controller*—The primary controller issues all commands to the SDRAM.
- *Address Generator*—The address generator tracks the row, column, and bank addresses for the SDRAM.
- *Sequence Generator*—The sequence generator translates the primary controller's commands into timing signals, according to SDRAM specifications.

Figure 1 shows the SDRAM controller block diagram.

Figure 1. SDRAM Controller Block Diagram



Ports

Tables 1 and 2 show the megafunction's input and output ports used by the application.

Signal	Description
addr[21..0]	Address to the SDRAM. Provides the SDRAM row address, column address, and bank select. The address is valid when <code>rqst</code> is asserted.
we_n	When low, data is written into memory. When high, data is read from memory. This signal is valid when <code>rqst</code> is asserted.
wr_data[35..0]	Data written to the SDRAM. Contains 4 bytes of valid data and 4 parity bits.
rqst	Asserted when the application needs to access the memory. The <code>addr[21..0]</code> , <code>we_n</code> , and <code>xfr_cnt[7..0]</code> signals are valid when <code>rqst</code> is asserted. If <code>we_n</code> is low, the <code>wr_data[35..0]</code> bus is also valid and it is the first valid data word of the transfer. The <code>rqst</code> signal is de-asserted when <code>cmd_acpt</code> is sampled high by the application.
clk	System clock.
reset_n	Asynchronous active-low system reset. When reset, the controller goes idle. After reset, the controller waits for the application to write to configuration register 0 and then initializes the SDRAM. The application should wait for <code>init_done</code> to be asserted before issuing any commands to the controller.
cfg_wr[1..0]	Write enables for two configuration registers (i.e., configuration register 1 and configuration register 0). The <code>cfg_wr_data[31..0]</code> bus is written into one of the two configuration registers when the corresponding write enable bit is asserted in <code>cfg_wr[1..0]</code> .
cfg_wr_data[31..0]	Data written to one of the configuration registers.
cfg_rd[2..0]	Read enables for the three internal registers (i.e., configuration register 2, configuration register 1, and configuration register 0). Data from one of the registers is placed on the <code>cfg_rd_data[31..0]</code> bus when the corresponding bit is asserted in <code>cfg_rd[2..0]</code> .
byte_en[3..0]	Indicates which of the four bytes in a data word are valid during a write operation. For a byte to be valid, the corresponding bit in <code>byte_en[3..0]</code> should be high.
xfr_cnt[7..0]	Number of data words to be read or written to the SDRAM.

Signal	Description
init_done	Level signal. Asserted high when the controller has finished initializing the SDRAM. The application should wait for <code>init_done</code> to be asserted before requesting memory accesses. The <code>init_done</code> signal is de-asserted when a reset occurs.
cmd_acpt	Asserted high for one-clock cycles to acknowledge the application's <code>rqst</code> signal. The application should de-assert <code>rqst</code> when <code>cmd_acpt</code> is sampled high.
nxt_dt_rqst	Active-high signal. Asserted to indicate that the controller has consumed the last piece of write data, and the next write is requested from the application. When the application samples this signal high, it should place the next data word on the <code>wr_data[35..0]</code> bus. If it is sampled low, the application should keep the current data on <code>wr_data[35..0]</code> .
nxt_dt_av	Active high level signal. When the application samples this signal high during a read transfer, the present data on the <code>rd_data[35..0]</code> bus is valid. If the application samples this signal low, <code>rd_data[35..0]</code> is not valid and the application should discard it.
rd_data[35..0]	Data read from the SDRAM. Valid when <code>nxt_dt_av</code> is asserted.
cfg_rd_data[31..0]	Data read from the configuration registers.
lst_wr_xfr	Asserted high for one clock cycle to indicate that the current data word on <code>wr_data[35..0]</code> is the last data word of the write transfer.
lst_rd_xfr	Asserted high for one clock cycle to indicate that the current data word on <code>rd_data[35..0]</code> is the last data word of the read transfer.

Table 3 shows the megafunction's input and output ports used by the SDRAM.

Signal	Note
op_cke	Clock enable signal.
op_cs_n	This signal, along with the op_ras_n, op_cas_n, and op_we_n signals, defines the command issued by the controller to the SDRAM.
op_ras_n	This signal, along with the op_cs_n, op_cas_n, and op_we_n signals, defines the command issued by the controller to the SDRAM.
op_cas_n	This signal, along with the op_ras_n, op_cs_n, and op_we_n signals, defines the command issued by the controller to the SDRAM.
op_we_n	This signal, along with the op_ras_n, op_cas_n, and op_cs_n signals, defines the command issued by the controller to the SDRAM.
op_dqm[3..0]	Used as byte enables for the data to be written into the SDRAM. If any of the signal's bits are high, the corresponding byte on the SDRAM data bus will be masked.
op_bs[1..0]	SDRAM bank select.
op_ma[11..0]	SDRAM address.
op_md_oen_n	Active-low output enable signal for the bidirectional pads.
bp_md_i[35..0]	Data read from the SDRAM.
bp_md_o[35..0]	Data written to the SDRAM.
op_clk	Clock to the SDRAM. The SDRAM uses the internal design clock to gain access time.

Configuration Registers

The application must program the megafunction's three configuration registers according to the system's requirements.

Configuration Register 0

Table 4 shows the format for configuration register 0. On reset, the megafunction waits for a write to this register, and then initializes the SDRAM.

Bits	Mnemonic	Description
0	num_ref	When set high, the primary controller performs 8 refreshes during initialization. When set low, the primary controller performs 2 refreshes during initialization.
1	power_down	When set high, the primary controller places the SDRAM in power-down mode. When reset low, the SDRAM exits power-down mode.

Configuration Register 1

Table 5 shows the format for configuration register 1.

Bits	Mnemonic	Description
31..0	period64ms	Value of the 64-ms period, calculated using a clock whose period is twice the input clock.

Configuration Register 2

Table 6 shows the format for configuration register 2.

Table 6. Configuration Register 2 Format		
Bit	Mnemonic	Description
0	ref_err	This bit is set when the primary controller cannot issue 4,096 refreshes within a 64-ms period. It is reset when the application reads this register.
31..1	reserved	Read back as 0s.

Performance

Table 7 describes the megafunction’s logic cell requirements for FLEX 10K devices.

Table 7. SDRAM Controller Megafunction Logic Cell Requirements <i>Note (1)</i>						
Device Family	Smallest Target Device	Speed Grade	Device Utilization		f_{MAX} (MHz)	Availability
			Logic Cells	EABs		
FLEX 10K	EPF10K100E	-1	433	0	66	Now

Note:

(1) Specifications are subject to change.

Deliverables

The SDRAM controller megafunction includes the following items:

- OpenCore™ evaluation
- Documentation
- Synthesis constraints
- Simulation vectors
- Register transfer level (RTL) code, as needed



101 Innovation Drive
 San Jose, CA 95134
 (408) 544-7000
<http://www.altera.com>

Copyright © 1999 Altera Corporation. Altera, FLEX, FLEX 10K, EPF10K100E, OpenCore, and AMPP are trademarks and/or service marks of Altera Corporation in the United States and other countries. Other brands or products are trademarks of their respective holders. The specifications contained herein are subject to change without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. All rights reserved.