naverÄ«Æä

[ÀÚ·á°øÀ¯]FPGAÀÔ¹®ÀÚ ±³À° | Åø/VHDL/Verilog
ÆÛ½º³ªÄÜ/¾ÆÀ̵𠿵¿ª
Michelle(mmme****)

¾È³çÇϼ¼¿ä,


¸Å³â 2ȸ ÁøÇàÇÏ°í ÀÖ´Â 'FPGAÀÔ¹®ÀÚ ±³À°'ÀڷḦ ¾ËÅ׶ó Ÿ¿î¿¡ ¿ë·®¹®Á¦·Î ¸ø¿Ã·ÈÀ¸´Ï,

Qsys & NiosÀÚ·á ¿äûó·³ µ¡±ÛÁÖ½Ã¸é º¸³»µå¸±²²¿ä.  ;)


¿ÀÀü ¼¼¼Ç

1. what is PLD

2. FPGA Architecture overview

3. FPGA design flow

4. Introduction of QII

http://cafe.naver.com/alteratown/3214  µ¿¿µ»ó



¿ÀÈÄ ¼¼¼Ç

1. QII Foundation - Design Entry, setting & assignment, compilation

2. QII Foundation - Verification, lab

3. QII Foundation - Debugging, configuration, lab

http://cafe.naver.com/alteratown/3234  µ¿¿µ»ó









ÇÁ¸°Æ® ´Ý±â