naverÄ«Æä

[ÀÚ·á°øÀ¯]FPGAÀÔ¹®ÀÚ±³À°-2016³â 6¿ù 30ÀÏ ÀÚ·á | Åø/VHDL/Verilog
ÆÛ½º³ªÄÜ/¾ÆÀ̵𠿵¿ª
Michelle(mmme****)
http://cafe.naver.com/alteratown/7208
ico-file FPGA_exercise_DE0.pdf
ico-file FPGA_ÀÔ¹®ÀÚ±³À°(kenneth).pdf

¾È³çÇϼ¼¿ä,


¸Å³â 2ȸ ÁøÇàÇÏ°í ÀÖ´Â 'FPGAÀÔ¹®ÀÚ ±³À°'ÀÌ ¿À´Ã ÀÖ¾ú½À´Ï´Ù.

Äɳ׽º°­»ç²²¼­ ¾÷µ«ÇØÁּż­~~  

ÀÚ·á ¿Ã¸³´Ï´ç.


÷ºÎ : DE0 º¸µå exercise ÀÚ·á 

          FPGAÀÔ¹®ÀÚ ±³À° ÀÚ·á


¿ÀÀü ¼¼¼Ç

1. what is PLD

2. FPGA Architecture overview

3. FPGA design flow

4. Introduction of QII

http://cafe.naver.com/alteratown/3214  °ú°Å µ¿¿µ»ó



¿ÀÈÄ ¼¼¼Ç

1. QII Foundation - Design Entry, setting & assignment, compilation

2. QII Foundation - Verification, lab

3. QII Foundation - Debugging, configuration, lab

http://cafe.naver.com/alteratown/3234  °ú°Å µ¿¿µ»ó

ÇÁ¸°Æ® ´Ý±â