# Exercise Manual for Quartus<sup>®</sup> II Software Design Series: Timing Analysis

Software requirements to complete all exercises

Software Requirements: Quartus II software version 9.1

Link to the Quartus II Handbook: http://www.altera.com/literature/hb/qts/quartusii\_handbook.pdf

Use the link below to download the design files for the exercises: http://www.altera.com/customertraining/ILT/Quartus II Design Series Timing 9 1 v2.zip



# Introduction to the TimeQuest Tool





### **Objective**:

- Given an existing SDC file, follow the TimeQuest flow to generate timing reports
- Learn about using the TimeQuest interface

As you proceed through the exercises, be sure to completely read the instructions for each step and sub-step in this lab manual. Each step first summarizes what you'll be doing in that step before providing complete instructions. Use the lines next to each step (\_\_\_\_) to keep track of your progress or to check off completed steps in the exercises.

If you have any questions or problems, please ask the instructor for assistance.



# Step 1: Open and synthesize a project

To get started with using TimeQuest timing analysis, you will open a simple project and configure it to use an existing SDC file with the TimeQuest timing analyzer.

- 1. Unzip the lab project files, if necessary. In an Explorer window, go to C:\altera\_trn\Quartus\_II\_Software\_Design\_Series\_Timing\_Analysis. The name of the directory may be shortened to Quartus II Timing or similar on some machines. This will be your lab installation directory. Delete any old lab file folders that may already exist there labeled QIIT9\_1. Double-click the executable file (Quartus II Design Series\_Timing\_Analysis\_9\_1\_v1.exe) found in that location. If you still cannot find this file, ask your instructor for assistance. In the WinZip dialog box, just click Unzip to automatically extract the files in place to a new folder named QIIT9\_1 in the directory mentioned above.
- 2. Start the Quartus II software version 9.1 from the Altera program folder in the Windows Start menu.
- 3. **Open** the project **pipemult.qpf** located in the **<lab\_install\_directory>\QIIT9\_1\Intro** directory. Remember to use the **Open Project** command from the **File** menu instead of the **Open** command (which is used for opening individual files instead of entire projects).
- \_\_\_\_\_ 4. Click 🜌 to synthesize the design.

Though you could also perform a full compilation since this design is complete, you're going to follow the TimeQuest flow as if you were working on a new design that requires a long place and route. Performing just synthesis allows you to quickly generate a netlist in order to start constraining the design.

#### Step 2: Start the TimeQuest GUI and create timing netlist for analysis

1. From the main Quartus II toolbar, click Or, from the **Tools** menu, select **TimeQuest Timing Analyzer**. You can also access the TimeQuest interface through the **Compile Design** category in the **Tasks** window.



The window above opens. You will now go through the steps to use **TimeQuest** timing analysis to constrain a design and verify timing.



Create Timing Netlist	×
Input netlist	Delay model
⊖ Post- <u>f</u> it	Slow-corner
	Speed grade:
⊙ Post- <u>m</u> ap	○ Fast-corner
	☑ Zero IC delays
<u>T</u> cl command: create_tim	ning_netlist -post_map -model slow -zero_ic_d
	OK Cancel Help

2. Create a timing netlist. From the Netlist menu, select Create Timing Netlist and change the Input netlist type to Post-map OR in the Console pane, type create\_timing\_netlist -post\_map. Click OK.

You could have chosen to create a timing netlist for a fast corner device in this dialog box or by using the **Set Operating Conditions** command from the **Netlist** menu (after creating a default slow or fast corner model). This project uses a Cyclone<sup>®</sup> III device, so to select the third timing model (slow, 0°C model needed for 65 nm and smaller technology devices), you would need to set this third model as the operating condition.

A green checkmark appears next to **Create Timing Netlist** in the **Tasks** pane to indicate the command was successful. You could have double-clicked **Create Timing Netlist** in the **Tasks** pane. However, that manner of creating the netlist would use the default setting of creating a post-fit netlist, which would not work since the Fitter has not run yet.

3. Read in an SDC file. Simply type **read\_sdc** at the **tcl>** prompt in the **Console** pane or double-click **Read SDC** in the **Tasks** pane.

A message appears in the Console pane indicating that an SDC file for the current revision of the project has not been found. This is correct. Since you did not specify a filename, the tool automatically looked for any SDC files that were manually added to the project and then looked for an SDC file in the project directory sharing the same name as the current revision **pipemult\_lc\_phys\_syn**, neither of which exists. There is an SDC file in the project directory that you'll use in the next step, but its name does not match the current revision.

4. Examine and read in an existing SDC file. From the TimeQuest **File** menu, select **Open SDC File**. Select and open the **pipemult.sdc** file found in the project directory.

The SDC file opens in an SDC file editor window. Remember that the SDC file editor is the same as the Quartus II text editor, so you can create and edit SDC files without opening the TimeQuest interface.



#### **Quartus II Software Design Series: Timing Analysis**

Examine the constraints found in the **pipemult.sdc** file. These constraints constrain the input clock and the I/O signals in the design. These constraints fully constrain this simple design. We'll talk much more about constraints and creating them later.

5. From the **Constraints** menu, select **Read SDC File** and select the **pipemult.sdc** file. The file is read in as the file to use for constraining the design.

There should now be a green checkmark next to **Read SDC File** indicating you read in an SDC file.



Your Tasks pane should look like the screenshot above at this point.

6. Update the timing netlist. In the **Tasks** pane of the TimeQuest GUI, double-click **Update Timing Netlist**.

Once the SDC file is added to the project, you can skip **Read SDC File** and just update the timing netlist to automatically read in the file and update the netlist in one step. Or you can even skip both steps and start creating timing reports. The TimeQuest tool will perform all the intermediate actions required. Of course, you could also create a simple Tcl script with all the appropriate commands and run it from the TimeQuest **Script** menu.



### Step 3: Use TimeQuest reports to verify design meeting timing

Now that the netlist has been updated, you can begin generating various reports. We'll look at reports in more detail later. For now, experiment and explore the different reports you can create.

1. In the **Tasks** pane, double-click **Report SDC**.

In the **Report** pane, a new folder called **SDC** Assignments appears containing three reports called **Create Clock**, **Set Input Delay**, and **Set Output Delay**. This report lists all the SDC constraints entered by the SDC file.

2. In the **Tasks** pane, double-click **Report Clocks**.

This report verifies that clocks in the design are constrained correctly.

\_\_\_\_\_ 3. In the **Tasks** pane, double-click **Report Setup Summary**.

This design meets setup timing.

4. In the **Tasks** pane, double-click **Report Hold Summary**.

Uh oh. It looks like the design, even with the timing constraints added, just fails hold timing, indicated by the clock domain in red and a negative slack value. This is close enough that it can be fixed by using physical synthesis in the project to optimize the design's placement and routing. We'll see it fixed later when we create the same report using the post-fit netlist. For now, ignore the failure.

# Step 4: Use the SDC file to guide the Quartus II fitter

- 1. Bring the **Quartus II** software to the foreground.
- 2. From the Assignments menu, choose Timing Analysis Settings.

The Settings dialog box opens with the Timing Analysis Settings category selected.



3. Verify that **Use TimeQuest Timing Analyzer during compilation** is selected as shown above.



#### **Quartus II Software Design Series: Timing Analysis**

When this project was created, it was set up to target a Cyclone III device. All new projects targeted to Cyclone III devices are set to use the TimeQuest timing analyzer, instead of the Classic timing analyzer, by default.

Category:			
General	TimeQuest Timing Analyzer		
<ul> <li>Files</li> <li>Libraries</li> <li>Device</li> <li>Operating Settings and Conditions</li> <li>Compilation Process Settings</li> <li>EDA Tool Settings</li> </ul>	Specify TimeQuest Timing Analyzer of SDC files to include in the project-	options.	<u>A</u> dd
<ul> <li>Analysis &amp; Synthesis Settings</li> <li>Fitter Settings</li> <li>Timing Analysis Settings</li> <li>TimeQuest Timing Analyzer</li> <li>Classic Timing Analyzer Settings</li> <li>Assembler</li> </ul>	File name pipemult.sdc	Type Synopsys D	<u>R</u> emove Цр <u>D</u> own
— Design Assistant — SignalTap II Logic Analyzer — Logic Analyzer Interface ⊞- Simulator Settings — PowerPlay Power Analyzer Settings — SSN Analyzer	<ul> <li>Enable Advanced I/O Timing</li> <li>Enable <u>m</u>ulticorner timing analysis</li> <li>Enable <u>c</u>ommon clock path pessir</li> <li>Report <u>w</u>orst-case paths during common clock</li> </ul>	s during compilation mism removal ompilation	

4. Add the **pipemult.sdc** file to the project. In the **Settings** dialog box, click on the **TimeQuest Timing Analyzer** category (under **Timing Analysis Settings**). Use the

browse button in to locate the file **pipemult.sdc**, click **Open**, and then click **Add**.

When you do this for your own projects, don't forget to click Add!

- 5. If they are not already enabled, turn on multicorner timing analysis and the reporting of worst-case paths. The settings should match the picture shown above.
- 6. Click **OK** to close the **Settings** dialog box.
- \_\_\_\_\_7. Click location of the processing menu.
- 8. When compilation is complete, open the **TimeQuest Timing Analyzer** folder in the **Compilation Report**.

Are you meeting or missing timing? A quick glance of the summary reports for each of the three timing models will tell you. Make sure to check the fast, slow, and slow  $0 \,^{\circ}$ C models. You can check all three models at once with the **Multicorner Timing Analysis Summary** report. Are any of the reports shown in red? If not, then timing has been validated. You do not need to check any further.

At this point, you could generate more advanced reports and get more detail about specific paths in the design. We'll talk about how to generate these other, more detailed reports in the next section.



### **Exercise Summary**

• Practiced basic steps for using the TimeQuest timing analyzer with the Quartus II software

# **END OF EXERCISE 1**



# Timing Analysis: Clock Constraints





#### <u>Objectives</u>:

- Create a new SDC file
- Use SDC to constrain the clocks in a design containing PLLs

# Top-Level Design:

The design used for the rest of the exercises in this training (shown on the following page) multiplies two sets of 8-bit data inputs:  $din_a * din_b$  and  $din_x * din_y*$ . Along with this data input, the design also receives a board clock named  $clk_in$  running at 142.86 MHz (clock period of 7 ns) and an asynchronous reset named *reset*. To save on multiplier space, the data is time-domain multiplexed through a single multiplier running at twice the clock speed (285.71 MHz). All clocks for the design are generated by a PLL called *main\_pll* with 3 output clocks. A 142.86 MHz PLL output called  $clk_x1$  is used to reduce clock tree delay to internal registers. A 285.71 MHz PLL output called  $clk_x2$  drives the multiplier at twice the input frequency. A second 142.86 MHz output from the PLL called  $c100_out$  drives the output port,  $clk_out$ . The resulting data output named *multout\_ab* and *multout\_xy* is center-aligned with  $clk_out$  (by means of the PLL) and then sent off-chip to another device on the board.

**NOTE**: Throughout the remaining exercises, you will be asked to create SDC commands without being directly guided by the instructions. It is up to you to figure out the correct commands using the training presentation material as well as the GUI tools and help information available in the TimeQuest timing analyzer. However, all SDC answers can be found in the file **top.sdc**, located in the **Solutions**\**Timing** subdirectory of the exercise installation directory. The solutions there are only examples, and the file itself cannot be used as the final .sdc file for the exercises. The format of your SDC commands may be different yet equivalent to the commands found in that file. If you are stuck or do not understand a solution command, please ask your instructor for assistance. The answer values for other questions in the exercises can be found in the file: **Quartus II Design Series\_Timing\_9\_1\_Exercise\_Solutions.doc** located in the same subdirectory.





## Step 1: Create SDC file for the design

In this step, you will open the project and locate and constrain all the design clocks.

- 1. If it's not already open, start the Quartus II software version 9.1 from the Altera program folder in the Windows Start menu. **Open** the project **top.qpf** located in the **<lab\_install\_directory>\QIIV9\_1\Timing** directory.
- 2. Open the file **top.bdf** by double-clicking **top** in the Project Navigator or through the **Open** command in the **File** menu.

You should see the schematic from the previous page of this exercise manual.

\_\_\_\_\_ 3. Synthesize the design. Click the <sup>▶</sup> button or, from the **Processing** menu, choose Start ⇒ Start Analysis & Synthesis. Click OK when finished.

Remember, we're only at the point of adding constraints, so there is no need to perform a full compilation. So you can synthesize, generate a timing netlist, and begin constraining the design with the node names from that database.

- 4. Open the TimeQuest timing analyzer. Click the <sup>1</sup> button or from the **Tools** menu, select **TimeQuest Timing Analyzer**.
- 5. Create a slow model timing netlist. In the TimeQuest tool, from the Netlist menu, select Create Timing Netlist. Change the Input netlist type to Post-map OR in the Console pane, type create\_timing\_netlist -post\_map -model slow.

Remember, you must use the **-post\_map** netlist type because you only performed synthesis (no fitting) and you cannot access the **-post\_map** option from the **Create Timing Netlist** task in the **Tasks** pane.

6. If one hasn't already been created, create a new file called top.sdc. Select File ⇒ New SDC File. Select File ⇒ Save As and save the file as <lab\_install\_directory>\QIIV9\_1\Timing\top.sdc.

Notice that an option, **Add file to current project**, is turned on in the **Save As** dialog box.



#### Step 2: Create base and generated clock constraints

Next, as with many other steps in this exercise, you will be adding a constraint to your **top.sdc** file. You will only be told what to constrain and given values. It will be up to you to use the proper SDC command.

Feel free to type the SDC command directly into the SDC File Editor or use the Insert Constraint submenu of the SDC File Editor's Edit menu, whichever you feel more comfortable with. It is recommended that you enter all constraints in the SDC File Editor instead of trying to enter constraints directly into the Console pane. This makes it much easier to create, edit, and manage your constraints.

1. In the **top.sdc** file, assign a **7-ns** clock to the input port **clk\_in**. Use the default name **clk\_in** as the name of the clock.

Access the constraint GUI dialog boxes from the the **Insert Constraint** submenu of the **Edit** menu. The GUI will place the constraint at the current location of the cursor, so remember to create new lines before accessing the dialog boxes. The GUI constraint dialog boxes can be used for almost all the constraints you'll be creating. However, remember from the presentation that there are some constraint options and arguments that are not in the GUI. You can always refer back to the presentation slides to find a constraint option that you may need.

- 2. (**Optional**) On the line above the **create\_clock** command you've just created, insert a comment using # to indicate what the succeeding SDC command is doing. This is just good coding practice, and it may be helpful if you need to go back and review the constraints you've entered.
- \_\_\_\_\_ 3. In the **top.sdc** file, create a 7-ns virtual clock, named **clk\_in\_vir**.
- 4. In **top.sdc**, add the command to <u>automatically</u> create generated clocks on all of the PLL outputs based on your previously specified clock input. **Hint**: this is an SDC extension command that does not require **any** optional arguments (and is **not** accessible through the GUI).

A *hint* for an even shorter shortcut: Instead of using the **create\_clock** command (as instructed in #1 above) to create your base clock, you could use an optional argument with the command used in this step.

- \_\_\_\_\_ 5. Save and close **top.sdc**.
- 6. Double-click **Report Clocks** (**Tasks** pane  $\Rightarrow$  **Reports**  $\Rightarrow$  **Diagnostic Reports**).





Typically, you would <u>read your SDC file</u> and then <u>update the timing netlist</u>. The TimeQuest timing analyzer will automatically perform these tasks if you request a report via the **Tasks** pane and if your SDC file is the same name as your **Quartus II** revision or you have added the SDC file to your **Quartus II** project. Unlike the previous exercise, the **top.sdc** file name matches the project revision name.



In the **Report** pane of TimeQuest, a new table called **SDC File List** appears. Use this table to verify which SDC files have been read in. Next is a report called **Clocks Summary**. Use this report to verify that your clocks have been created correctly. As shown above, you should see one base clock called **clk\_in, one virtual clock called clk\_in\_vir** and three generated clocks, one for each output of the PLL. Notice their rise and fall times. All rise times are at time 0.000. Thus, these related clocks are all in phase.

\_\_\_\_7. Write out an SDC file called **test.sdc** based on current SDC assignments applied to the analysis. To do this, in the **Console** pane, type:

write\_sdc -expand test.sdc

*Remember, you must enter this command in the console. The –expand option is not in the GUI.* 

8. Open the file **test.sdc**. In the TimeQuest interface, from the **File** menu, select **Open SDC File**. Select **test.sdc**.

Notice in **test.sdc** that the individual generated clock commands have been written out, replacing the **derive\_pll\_clocks** command. You could have tried to write out this file



19

from the **Tasks** pane or the **Constraints** menu. However, the **derive\_pll\_clocks** constraint would not have been expanded since the **-expand** option would not be used.

- \_\_\_\_\_9. Open the file **top.sdc**.
- \_\_\_\_10. Copy the 3 create\_generated\_clock commands from **test.sdc** into **top.sdc**. In **top.sdc**, make sure you <u>comment out</u> the derive\_pll\_clocks command.

Note that this is not necessary. You could simply keep the derive\_pll\_clocks command in your SDC file. The advantage of keeping the command is that whenever the PLL settings are changed, the generated clock commands are updated automatically. However, you can't rename the generated clocks to something more meaningful, which is what you will do next. Also, derive\_pll\_clocks is not a standard SDC command and will typically not be recognized by other tools that support SDC.

11. Use the table below to change each of the PLL generated output clock names to more easily recognized names. For each generated clock command in **top.sdc**, change the name of the clock (the *-name* argument <u>ONLY</u>) from the name in the left column of the table to the name in the right column.

Change -name argument from:	То:
inst1 altpll_component auto_generated pll1 clk[0]	clk_x1
inst1 altpll_component auto_generated pll1 clk[1]	clk_x2
inst1 altpll_component auto_generated pll1 clk[2]	clk_o

Again, this is not necessary. But, it does help with the readability of later SDC commands and timing reports.

- 12. In **top.sdc**, add the command to <u>automatically</u> derive clock uncertainties. **Hint**: this is an SDC extension command that does not require **any** optional arguments (and is **not** accessible through the GUI).
- 13. Save and close **top.sdc** and **test.sdc**.



- \_\_\_\_\_14. Reset the design. To do this, do <u>ONE</u> of the following:
  - a. From the **Constraints** menu, select **Reset Design**.
  - b. Double-click **Reset Design** at the bottom of the **Tasks** pane.
  - c. In the **Console** pane, type reset\_design.

Resetting the design tells the timing analyzer to flush all timing constraints from the netlist, thus allowing you to "start over" with new constraints on the same netlist. It is analogous to deleting the timing netlist and creating a new netlist of the same type.

You should now see that all of your reports have been deleted.

\_\_\_\_\_15. Run **Report Clocks** again.

Your clocks should match all the clock names you entered in the SDC file.

- 16. Run **Report SDC** and click on the Set Clock Uncertainty Table to observe the clock uncertainties derived for you.
- 17. Check to see if all clocks are constrained. What report should you run?

Un	Unconstrained Paths Summary						
	Property	Setup	Hold				
1	lllegal Clocks	0	0				
2	Unconstrained Clocks	0	0				
3	Unconstrained Input Ports	33	33				
4	Unconstrained Input Port Paths	35	35				
5	Unconstrained Output Ports	33	33				
6	Unconstrained Output Port Paths	33	33				
C	Clock Status Summary						
	Target 🔺				Clock	Туре	Status
1					clk_in_vir	Virtual	Constrained
2	clk_in			clk_in	Base	Constrained	
3	inst1 altpll_component auto_g	d pll1 clk	[0]	clk_x1	Generated	Constrained	
4	inst1 altpll_component auto_g	d pll1 clk	[1]	clk_x2	Generated	Constrained	
5	inst1 altpll_component auto_g	d pll1 clk	[2]	clk_o	Generated	Constrained	

You should find no unconstrained clocks or illegal clocks.

# **Exercise Summary**

- Created a new SDC file
- Constrained the input and PLL clocks in the design

# END OF EXERCISE 2





# Timing Analysis: Synchronous Input Constraints



# **Objective**:

• Constrain the synchronous input paths in the design



# Step 1: Constrain Synchronous Input paths using SDC

Now we need to define the FPGA's input timing relative to external devices.

\_\_\_\_\_1. Open **top.sdc**.

The <u>upstream devices</u> (sending data to **din\_a**, **din\_b**, **din\_x** and **din\_y**) have timing numbers as shown in the following table. Let's assume the board is being laid out with a star topology clocking scheme. Thus, all devices using the master clock (**clk\_in**) should be clocked at (relatively) the same time.

	Minimum	Maximum
Clock-to-output Delay (ns)	0.7	2.1
Estimated PCB Data Trace Delay (between devices) (ns)	0.35	0.7
Board Clock Skew (ns)	-0.35	0.35

2. Use the table and diagram in Exercise 2 to fully constrain all <u>input data ports</u> with respect to **clk\_in\_vir, using the system-centric method** (can be done with 2 commands using wildcards). To refresh your memory, the equations are below:

set\_input\_delay (max) = board delay (max) – clock skew (<u>min</u>) + ext.  $t_{co}$  (max) set\_input\_delay (min) = board delay (min) – clock skew (<u>max</u>) + ext.  $t_{co}$  (min)

- \_\_\_\_\_ 3. Save **top.sdc**.
- 4. Reset the design and check your newly entered constraints. Use the **Tasks** pane to run reports to check the new clock, for ignored constraints, and for unconstrained paths.

Use the **Ignored Constraints** report to make sure you didn't type anything incorrectly. Use the **Unconstrained Paths** report to see what hasn't been constrained.



TimeQuest Timing Analyzer Summary     SDC File List     Onconstrained Paths     Unconstrained Paths				
Clock Status Summary      Setup Analysis      Hold Analysis	Ur	nconstrained Paths Summary Property	Setup	Hold
	1	Illegal Clocks	0	0
	2	Unconstrained Clocks	0	0
	3	Unconstrained Input Ports	1	1
	4	Unconstrained Input Port Paths	3	3
	5	Unconstrained Output Ports	33	33
<u>۱</u>	6	Unconstrained Output Port Paths	33	33

At this point, you should have 1 remaining unconstrained input port and 3 unconstrained input paths along with 33 unconstrained output ports and paths. If you look at the **Setup Analysis** and **Hold Analysis** reports (under **Unconstrained Paths**), you will see that the unconstrained input ports and paths are caused by the reset. You will fix these in exercise 5. Also you will constrain the output ports and paths in exercise 4.

#### **Exercise Summary**

• Constrained a synchronous input interface

# **END OF EXERCISE 3**



# Timing Analysis: Source Synchronous Output Constraints



# **Objective**:

• Constrain the source synchronous output paths in the design



## Step 1: Constrain Source Synchronous Outnput paths using SDC

Now we need to define the FPGA's output timing relative to external devices.

For the <u>downstream</u> device (receiving data from **multout\_ab**, on the risign edge of the clock, and **multout\_xy**, on the falling edge of the clock), a <u>source synchronous</u> interface has been implemented. The data is transmitted **center-aligned** to the clock.

The downstream device in this example requires a **0.7-ns data valid window** as seen in the diagram on the next page. That's  $\pm 0.35$  ns with respect to the device output port, **clkout**, which is driven by the PLL generated clock, **clk\_o**.



\_\_\_\_1. In **top.sdc**, constrain the data output ports. Create a generated clock named **clk\_out** and targeted to the **clkout** output port sourced by the output of the PLL. Then add **set\_output\_delay** constraints, using the FPGA-centric method, to all of the data output ports, referencing the new generated clock.

<u>Hints</u>: Remember that the source for the generated clock needs to be a physical location in the netlist, not a clock name. For the source for this new generated clock, you could copy the PLL output pin name from an earlier constraint or you can try using a **Hierarchical** search in the Name Finder to find the pin name. Make sure to place the generated clock early in your SDC file (group it with other clock constraints) to make sure it is recognized by any new constraints you add.

With wildcards, you should only need four **set\_output\_delay** constraint commands. Remember that **inst15** (the register driving **multout\_ab**) is clocked by a rising edge. These paths will be latched on the rising edge of the downstream device. Conversely, **inst14** (the register driving **multout\_xy**) is clocked by a falling edge. And these paths will be latched on the falling edge of the downstream device.

Remember that you can derive your setup and hold times (and in turn maximum and minimum output delays) from the data valid window with source synchronous interfaces. We'll assume that the board trace delays for the clock and data are evenly matched. In reality, you should include their maximum and minimum delays in your constraint, even though they would be small.



2. Save top.sdc.

\_\_\_\_\_3. Reset the design and check your newly entered constraints. Use the **Tasks** pane to run reports to check the new clock, for ignored constraints, and for unconstrained paths.

Use the **Ignored Constraints** report to make sure you didn't type anything incorrectly. Use the **Unconstrained Paths** report to see what hasn't been constrained.



Un	constrained Paths Summary					
	Property	Setup	Hold			
1	Illegal Clocks	0	0			
2	Unconstrained Clocks	0	0			
3	Unconstrained Input Ports	1	1			
4	Unconstrained Input Port Paths	3	3			
5	Unconstrained Output Ports	1	1			
6	Unconstrained Output Port Paths	1	1			

Again, you should have 1 remaining unconstrained input port and 3 unconstrained input paths along with 1 unconstrained output and output path. If you look at the **Setup Analysis** and **Hold Analysis** reports (under **Unconstrained Paths**), you will see that the unconstrained output is caused by the clock output and the unconstrained inputs are caused by the reset. You will fix these in exercise 5.

You could now take this SDC file into the Quartus II software and use it to compile your design. However, as you can see, there are still some remaining paths to constrain before that would be truly useful. Remember, the idea with constraining is that you know how the design should work. Thus, you need to pass all timing information on to the compiler so it can adjust the fit of your design based on that information.

#### **Exercise Summary**

• Constrained a source synchronous output interface

# **END OF EXERCISE 4**



# Timing Analysis: Timing Exceptions & Analysis





# **Objectives**:

- Constrain asynchronous input signals
- Eliminate timing violations by using timing exceptions



## Step 1: Constrain asynchronous path

In this step, you will constrain the asynchronous input path of this design.

Look at the reset circuit in the design schematic. You can see that the design has a reset driven by an external source. Let's assume the input path is truly asynchronous (no timing on the external path), so the solution to synchronize the reset internally is the correct one. The circuit shown is a common method of synchronizing a reset to your internal clock domain. Since this a truly asynchronous input and no external timing is known, a false path exception is needed to constrain the path.

- 1. In **top.sdc**, use an SDC command to constrain all paths from the asynchronous reset input.
  - \_\_\_\_\_2. Save **top.sdc**.
- \_\_\_\_\_ 3. Reset the design and check your ignored constraints and unconstrained paths reports.

Un	Unconstrained Paths Summary					
	Property	Setup	Hold			
1	Illegal Clocks	0	0			
2	Unconstrained Clocks	0	0			
3	Unconstrained Input Ports	0	0			
4	Unconstrained Input Port Paths	0	0			
5	Unconstrained Output Ports	1	1			
6	Unconstrained Output Port Paths	1	1			

You should have only one output port and one output path unconstrained now.

### Step 2: Constrain clock output port

1. In the Unconstrained Paths report folder, examine the Unconstrained Output Ports and Unconstrained Output Port Paths reports (expand the Setup Analysis or Hold Analysis folders).

You should see that the port **clkout** is the only unconstrained output. It appears as unconstrained because the timing analyzer has determined the path from the clock output of the PLL to the **clkout** port is an unconstrained combinatorial path. This path is considered as both a clock path (for the source synchronous interface) and a data path (any path that goes to an output port) thanks to the TimeQuest timing analyzer's "clock as data" analysis feature. Remember that a "clock" in SDC is not a node. It refers to the behavior of a node in the design. Without TimeQuest's clockas-data analysis, besides **clkout**, **clk\_in** would be considered an unconstrained input port, even with the **create\_clock** constraint we created at the beginning of Exercise 2.

While the path from the PLL to **clkout** is actually a true combinatorial path in the design, it is a timing-based false path and does not need to be analyzed for timing. By design, you are only concerned with the relationship of the output clock to the output data and not with the absolute time between **clk\_o** and **clk\_out**.

2. In **top.sdc**, use an SDC command to tell the TimeQuest timing analyzer not to analyze the path from the PLL output pin to the clock output port **clkout**.

*<u>Hint</u>: Again, you could copy the pin name from an earlier constraint or you can try using a Hierarchical search in the Name Finder to find the pin name.* 

- \_\_\_\_\_ 3. Save **top.sdc**.
- 4. Reset the design and check your ignored constraints and unconstrained paths reports.

All paths should now be constrained.



#### **Step 3: Run compilation using SDC file**

Now we'll run the Quartus II Fitter using the constraints stored in the SDC file.

- 1. Bring the Quartus II software to the foreground.
- \_\_\_\_\_2. From the Assignments menu, choose Timing Analysis Settings.

The Settings dialog box opens with the Timing Analysis Settings category selected.

Settings - top		×
Category: General Files Libraries Device Compilation Process Settings EDA Tool Settings Analysis & Synthesis Settings Fitter Settings Timing Analysis Settings Timing Analyzer Settings	Timing Analysis Settings         Specify whether to use the TimeQuest Timing Analyzer or the Classic Timing Analyzer as the default timing analysis tool. The TimeQuest Timing Analyzer requires a Synopsys Design containing timing constraints or exceptions.         Timing analysis processing         • Use TimeQuest Timing Analyzer during compilation         • Use Classic Timing Analyzer during compilation	

3. If it's not already selected, enable Use TimeQuest Timing Analyzer during compilation as shown above.

Settings - top		×
Settings - top Category: General - Files - Libraries - Device Operating Settings and Conditions Compilation Process Settings - EDA Tool Settings Analysis & Synthesis Settings - Fitter Settings - Fitter Settings - Timing Analysis Settings - TimeQuest Timing Analyzer Classic Timing Analyzer Settings - Assembler	TimeQuest Timing Analyzer         Specify TimeQuest Timing Analyzer options.         SDC files to include in the project         SDC filename:          File name       Type         top.sdc       Synopsys D         Down	×
– Design Assistant – SignalTap II Logic Analyzer – Logic Analyzer Interface ⊕- Simulator Settings – PowerPlay Power Analyzer Settings	<ul> <li>Enable Advanced I/O Timing</li> <li>Enable multicorner timing analysis during compilation</li> <li>Enable common clock path pessimism removal</li> </ul>	

4. Add your **top.sdc** file to the project if it has not been added already. The file should have been added here when it was saved initially. If it wasn't, in the **Settings** dialog box, click on the **TimeQuest Timing Analyzer** category (under **Timing Analysis** 

Settings). Use the browse button to locate the file **top.sdc**. Click **Open**, and then click **Add** to add the file to the list.

- 5. If they're not already enabled, turn on multicorner timing analysis and the reporting of worst-case paths. Leave common clock path pessimism (CCPP) removal disabled.
- 6. Click **OK** to close the **Settings** dialog box.

- \_\_\_\_\_7. Click on the button or select **Start Compilation** from the **Processing** menu.
- 8. When compilation is complete, open the **TimeQuest Timing Analyzer** folder in the **Compilation Report**.

You should see the Slow Model folders and the Multicorner Timing Analysis Summary report appear in red indicating that you are failing timing. Typically, the slow model would fail setup timing because slow signals do not reach their destinations early enough to meet setup requirements. While not the case here, the fast model for a design might fail hold timing because fast signals may change their values before meeting hold timing requirements. Remember that if we can meet setup timing in the slow model and hold timing in the fast model, the design will meet timing across all PVT.

9. Expand the Slow Model 1200mV 125C Model folder and select the Setup Summary table to see which clock is failing. Look at the Multicorner Timing Analysis Summary to see timing information for all analyses (setup, hold, recovery, and removal) for the two slow corner models and the fast corner model.





The **Setup Summary** table reveals that clock  $clk_x2$  is failing timing by about 1.923 ns (yours might be slightly different) in the setup analysis, but that's about all the information the **Setup Summary** report in the Compilation Report gives us. There is no indication in any of the reports here what path(s) is/are failing. We'll use the worst-case timing paths reports in the Compilation Report to help us analyze where the failure is and why it is occurring.

\_\_\_\_\_10. Expand the Worst-Case Timing Paths folder and select the Setup: 'clk\_x2'.

Slow	low 1200mV 85C Model Setup: 'clk_x2'							
	Slack	From Node	To Node	Launch Clock	Latch Clock	Relationship	Clock Skew	Data Delay
1	-1.923	y_regtwo[7]	$TDM\_mult:mult pm\_mult\_component mult\_mfq:auto\_generated mac\_mult1\sim OBSERVABLEDATAB\_REGOUT7$	clk_x1	clk_x2	3.500	-0.203	5.023
2	-1.906	y_regtwo[3]	$TDM\_mult:mult ipm\_mult\_component imult\_mfq: auto\_generated imac\_mult1 \sim OBSERVABLEDATAB\_REGOUT3$	clk_x1	clk_x2	3.500	-0.201	5.008
3	-1.844	y_regtwo[0]	$TDM\_mult:mult ipm\_mult\_component imult\_mfq: auto\_generated imac\_mult1 \sim OBSERVABLEDATAB\_REGOUT0$	clk_x1	clk_x2	3.500	-0.207	4.940
4	-1.842	y_regtwo[6]	$TDM\_mult:mult ipm\_mult\_component imult\_mfq: auto\_generated imac\_mult1 \sim OBSERVABLEDATAB\_REGOUT6$	clk_x1	clk_x2	3.500	-0.208	4.937
5	-1.839	y_regtwo[5]	$TDM\_mult:mult ipm\_mult\_component imult\_mfq: auto\_generated imac\_mult1 \sim OBSERVABLEDATAB\_REGOUT5$	clk_x1	clk_x2	3.500	-0.205	4.937
6	-1.792	y_regtwo[4]	$TDM\_mult:multjlpm\_mult\_lpm\_mult\_componentjmult\_mfq:auto\_generatedjmac\_mult1\sim OBSERVABLEDATAB\_REGOUT4$	clk_x1	clk_x2	3.500	-0.202	4.893
7	-1.694	y_regtwo[2]	$TDM\_mult:mult [pm\_mult:pm\_mult\_component] mult\_mfq: auto\_generated ] mac\_mult1 \sim OBSERVABLEDATAB\_REGOUT2$	clk_x1	clk_x2	3.500	-0.204	4.793
8	-1.650	y_regtwo[1]	$TDM\_mult:mult[pm\_mult:pm\_mult\_component]mult\_mfq:auto\_generated]mac\_mult1\simOBSERVABLEDATAB\_REGOUT1$	clk_x1	clk_x2	3.500	-0.202	4.751
9	0.295	TDM_mult:mult lpm	TDM_mult:mult lpm_mult_component mult_mfq:auto_generated mac_out2	clk_x2	clk_x2	3.500	-0.388	2.620
10	0.295	TDM_mult:mult lpm	TDM_mult:multlpm_mult.lpm_mult_component mult_mfq:auto_generated mac_out2~DATAOUT1	clk_x2	clk_x2	3.500	-0.388	2.620

The Setup: 'clk\_x2' table appears. By default, this table displays the <u>100 worst paths</u> for the clk\_x2 clock domain. This is only a summary table, so no detail on these paths is provided, just slack, source register/clock, and destination register/clock. But you should see <u>eight</u> delay paths that are missing timing and shown in red. All of these paths are launched by the clk\_x1 clock and latched by the clk\_x2 clock

11. Using the **Setup: clk\_x2** report, analyze the timing violation paths in the **clk\_x2** domain. What is the common source and destination of all 8 paths? Record below.

clk_x2 Timing Violation Paths				
Source				
Destination				

We will use the TimeQuest timing analyzer's more extensive reporting capabilities to further analyze why the failure is is occurring.



### Step 4: Analyze clk\_x2 clock domain using TimeQuest reports

- 1. Open the TimeQuest interface again if it is not already open.
- 2. Double-click **Report Setup Summary** in the **Tasks** pane. Remember this automatically runs **Create Timing Netlist** (now with the **Post-fit** netlist), **Read SDC File**, and **Update Timing Netlist**.

Again, you will see a table similar to the **Setup Summary** table in the **Compilation Report** indicating the **clk\_x2** clock domain is failing.

One way to run a detailed analysis of the clk\_x2 clock domain is to use **Report** *Timing* (*Tasks* pane, *Reports* menu, or report\_timing command). You will do this in an even easier way by means of the TimeQuest GUI.

<> Report >	Su	immary i	(Setup)		
TimeQuest Timing Analyzer Summary		Clock	Slack	End Point TNS	
🕀 🧰 Advanced I/O Timing	1	clk 🗖	-	· · · · · ·	
🐯 SDC File List	2	clk	<u>С</u> ору		Ctrl+C
🐯 Summary (Setup)	3	clk	Select <u>A</u> l	1	Ctrl+A
	F		Undo Sor	rt	
			Create S	etup Slack Histogr	am
			Report Ti	ming	

\_\_\_\_\_ 3. In the **Summary Setup** table, select the **clk\_x2** clock, then right-click **clk\_x2** and select **Report Timing**.

Report Timing				×
Clocks				
From clock:				•
To clock:	clk_x2			•
Targets				
From:				
Through:				
To:				
Analysis type		Paths		
💿 Setup 🔿	Recovery	Report number of	paths: 10	)
O Hold O	Removal	Maximum slack li	mit:	ns
- Output				
Detail level:	Sum	nary		Set Default
🔽 Report panel	name: Setur	o: clk_x2 Summary		
🗖 File name:				
	File	options		
	۲	Overwrite 🔿 Ap	opend	Open
🗖 Console				
Tcl command:	report_timing -to	_clock { clk_x2 } -se	etup -npaths 1	0 -detail summar
-( <b>x</b> )		Report Timing	Close	Help



4. In the **Report Timing** dialog box, select **Summary** in the **Output**  $\Rightarrow$  **Detail Level** drop-down menu. Click the **Report Timing** button.

Set	Setup: clk_x2 Summary									
	Slack	From Node	To Node	Launch Clock	Latch Clock	Relationship	Clock Skew	Data Delay		
1	-1.923	y_regtwo[7]	ult_component mult_mfq:auto_generated mac_mult1~OBSERVABLEDATAB_REGOUT7	clk_x1	clk_x2	3.500	-0.203	5.023		
2	-1.906	y_regtwo[3]	ult_component mult_mfq:auto_generated mac_mult1~OBSERVABLEDATAB_REGOUT3	clk_x1	clk_x2	3.500	-0.201	5.008		
3	-1.844	y_regtwo(0)	ult_component mult_mfq:auto_generated mac_mult1~OBSERVABLEDATAB_REGOUT0	clk_x1	clk_x2	3.500	-0.207	4.940		
4	-1.842	y_regtwo[6]	ult_component mult_mfq:auto_generated mac_mult1~OBSERVABLEDATAB_REGOUT6	clk_x1	clk_x2	3.500	-0.208	4.937		
5	-1.839	y_regtwo[5]	ult_component mult_mfq:auto_generated mac_mult1~OBSERVABLEDATAB_REGOUT5	clk_x1	clk_x2	3.500	-0.205	4.937		
6	-1.792	y_regtwo[4]	ult_component mult_mfq:auto_generated mac_mult1~OBSERVABLEDATAB_REGOUT4	clk_x1	clk_x2	3.500	-0.202	4.893		
7	-1.694	y_regtwo[2]	ult_component[mult_mfq:auto_generated]mac_mult1~OBSERVABLEDATAB_REGOUT2	clk_x1	clk_x2	3.500	-0.204	4.793		
8	-1.650	y_regtwo[1]	ult_component[mult_mfq:auto_generated]mac_mult1~OBSERVABLEDATAB_REGOUT1	clk_x1	clk_x2	3.500	-0.202	4.751		
9	0.295	AA_REGOUT0	TDM_mult:mult lpm_mult:lpm_mult_component mult_mfq:auto_generated mac_out2	clk_x2	clk_x2	3.500	-0.388	2.620		
10	0.295	AA_REGOUT0	ult.mult lpm_mult.lpm_mult_component mult_mfq:auto_generated mac_out2~DATAOUT1	clk_x2	clk_x2	3.500	-0.388	2.620		

Again, the **Setup:** clk\_x2 Summary table appears. Although, this table only displays the <u>10 worst paths</u> for the clk\_x2 clock domain. Here, you should also see <u>eight</u> delay paths that are missing timing and shown in red.

5. Examine detail on the worst slack timing path for **clk\_x2**. Select the worst slack in the list (first row), right-click, and select **Report Worst-Case Path**.

A new report appears called **Report Timing** (Worst-Cast Path). The top of this new report shows the same information as in the summary report. The lower panels are called Path #1: Setup Slack is -1.923 (VIOLATED).

6. Click through the tabs in the lower panels of the reports to see different information about the selected failing path.

The **Path Summary** tab slightly expands on the summary report by displaying the data arrival and required times calculated by the timing analyzer. The **Statistics** tab displays statistical information that breaks down the amount of time the signal spends traveling through path interconnect (IC) and logic cells. The **Data Path** tab provides detailed information about the actual device logic and interconnect the signal passes through as part of the data arrival and data required paths. Finally, the **Waveform** tab displays waveforms that show exactly how the timing analyzer arrived at its slack calculation. Click and drag in the waveform to add cursors that "snap" to events such as the launch and latch edges.



#### **Quartus II Software Design Series: Timing Analysis**

Repo	Report Timing (Worst-Case Path)												
Command Info Summary of Paths													
	Slack From	Node To	Node						Launch Clock	Latch Clock	Relationship	Clock Skew	Data Delay
1	-1.923 y_rec	two[7]u	ult_compo	nent[mult_i	mfg:auto_gen	eratedjmac_mult1~OBSERV#	BLEDAT	AB_REGOUT7	clk_x1	clk_x2	3.500	-0.203	5.023
1													
Path	Path #1: Setup stack is -1 923 (VIOLATED) Path #1: Setup stack is -1 923 (VIOLATED)												
Pat	h Summary 🛛 S	Statistics E	Data Path	Waveform	n			Path Summa	y Statistics D	ata Path Wav	eform		
Da	ta Arrival Path				1								
	Total	Incr	RF	Туре	Fanout	Location	E						
1	0.000	0.000					la		-	_			
2	□ 0.220	0.220					cl	Launch Clock	Launch				
3	L 0.220	0.220	R				cl		-				
4	⊡ 5.243	5.023		-			d:	Setup Relat	ionship	3.5	15		
5	- 0.419	0.199		uTco	1	FF_X21_Y4_N11	У.						
6	- 0.419	0.000	FF	CELL	1	FF_X21_Y4_N11	У.	Latch Clock			Lat	ch	
7	- 0.419	0.000	FF	IC	1	LCCOMB_X21_Y4_N10	in						
8	- 0.766	0.347	FF	CELL	1	LCCOMB_X21_Y4_N10	in	Data Arriva	L				XII
9	- 0.965	0.199	FF	IC	1	LCCOMB_X21_Y4_N22	in						/``
10	- 1.075	0.110	FF	CELL	1	LCCOMB_X21_Y4_N22	in	Clock Delay	0.22 ns				
11	- 1.281	0.206	FF	IC	1	LCCOMB_X21_Y4_N12	in						
12	- 1.523	0.242	FF	CELL	1	LCCOMB_X21_Y4_N12	in	Data Delay			5.023 ns		
13	- 1.723	0.200	FF	lic	1	LCCOMB X21 Y4 N26	lin						
	b Doguirod Dr		_				<u> </u>	Slack				-1.923	ns
0.0	Total	Incr	BE	Type	Eanout	Location	Elen						
	3 500	3 500					latch	Data Requir	ed			X	
2	E 3517	0.017					cinc		_			042	
3	- 3.517	0.017	B				cloc	Clock Delay				1017 IIS	
4	3,497	-0.020					cloc					0.02.00	
5	3.320	-0.177		uTsu	1	DSPMULT_X20_Y1_N0	RV	Clock Uncer	ainty			V * VE 115	
1	4			1		1	t ji					177 ne	-
كر							<u> </u>			1 1	U. V.	177 115	

You should see the timing report above, which gives all the detailed timing information about the requested path.

7. Analyze the design to determine how to fix the violations. Bring the **top.bdf** schematic to the foreground.

Notice there is a delay block called **delay\_8bits** in the output path of register **y\_regtwo**, which is the second bank of registers fed by the input bus **din\_y**. This delay block has been inserted purposely to represent some logical delay in the design. This delay block is causing the timing violations for clock **clk\_x2** driving the multiplier. Also notice that the **x\_regtwo** and **y\_regtwo** outputs are connected to the zero input of the multiplexers (**mux\_ax & mux\_by**), whose select lines are controlled by clock **clk\_x1**. This means that the multiplexers only select the output of registers **x\_regtwo** and **y\_regtwo** during the negative cycle of clock **clk\_x1**.

The TimeQuest timing analyzer automatically assumes data from all the registers must reach the multiplier within one cycle of the clk\_x2 clock (the first 3.5 ns or when clk\_x1 is high). But this is only true for the outputs of a\_regtwo and b\_regtwo. The x\_regtwo and y\_regtwo data is computed on the second cycle of clk\_x1, so this data has 7 ns to reach the multiplier. So, in this case, a multicyle exception can fix the analysis while accurately describing the way the design is supposed to work.



# **Step 5: Use multi-cycle constraints to correct failing internal paths**

1. In **top.sdc**, add an SDC command to make the paths from the **x\_regtwo\*|clk** and **y\_regtwo\*|clk** registers have a setup multicycle path of **2** (no –to argument is required). The multicycle assignment should be based on the **destination clock edges**.

<u>Hint</u>: This can be done with one or two lines in the SDC file. Remember that timing exceptions applied to registers have the source set to the clock pin of the source register.

2. Add a **hold multicycle** of **1** for these same paths.



S2 – Setup edge for setup multicycle of 2 H1 – Hold edge for hold multicycle of 1

These setup and hold multicycle constraints tell the timing analyzer that data from the  $x_regtwo$  and  $y_regtwo$  registers have the full two cycles of the  $clk_x2$  clock to reach the multiplier. It is good to note again that a hold multicycle value in SDC would not be the same value used in the Classic Timing Analyzer. To convert to SDC on projects constrained using the Classic Timing Analyzer, you subtract 1 from the hold multicycle value.

3. Save **top.sdc**.



4. Reset the design (no need to recompile yet), update your timing netlist, and run **Report Setup Summary** and **Report Hold Summary**.

Summary (Setup)								
	Clock	Slack	End Point TNS					
1	clk_x2	0.295	0.000					
2	clk_x1	1.210	0.000					
3	clk_out	2.240	0.000					

Summary (Hold)							
	Clock	Slack	End Point TNS				
1	clk_x1	0.072	0.000				
2	clk_x2	0.083	0.000				
3	clk_out	1.731	0.000				

All clock domains should now be shown in black to indicate they are meeting timing.



### Step 6: Analyze asynchronous timing in the design

1. From the **Tasks** pane, generate the recovery and removal summary reports.

You should see only positive slack on all asynchronous signals in the design. The summary reports indicate that all asynchronous signals are within the *clk\_x1* clock domain. Let's examine the asynchronous paths in more detail.

- 2. In the **Summary (Recovery)** report, select and right-click **clk\_x1**, and select **Report Timing**.
- 3. Set the report **Detail level** to **Path Only**, and set the number of paths to analyze to **100**. Click **Report Timing**.
- 4. Scroll to the bottom of the summary report and note the number of paths reported. What is the common source for all these paths? Check the schematic to find this instance in the design.

Notice that this is the second register of the reset synchronization circuit that generates the **aclr** signal. Since this signal connects to the asynchronous reset pins of 96 registers in the design, 96 paths are listed in the report. The input **reset** signal is also asynchronous, but since we set **reset** to be a false path, it does not get analyzed or included in the report.

Note that both the launch and latch clocks for all 96 paths is the **clk\_x1** clock. Remember that the recovery analysis is analogous to the setup analysis of synchronous signals and removal analysis is analogous to hold. Since this asynchronous signal is synchronized into the **clk\_x1** clock domain, **clk\_x1** is the clock indicated in the recovery and removal summary reports.

- \_\_\_\_\_ 5. Close TimeQuest Timing Analyzer.
- 6. Recompile the design in the Quartus II software.



### Step 7: Use the PLL to center the data valid window

Though all timing constraints are being met, typically you want to center your actual data valid window around your output clock, in this case **clk\_out**. Notice from the setup and hold summary reports that the setup slack for **clk\_out** is much bigger than the hold slack. This means that the data valid window is skewed with respect to the data required window. To fix this, you will adjust the PLL to shift the **clk\_o** clock.

1. In the table below, under **Slow Analysis**, record the slack values for **clk\_out** from the **Setup Summary** and **Hold Summary** reports from the Slow Models in the Quartus II compilation report.

Make sure you look through both slow corner reports in the Quartus II compilation report. Of the two setup slacks, record the larger one. Of the two hold slacks, record the smaller one.

Slow A	nalysis	Fast Analysis			
Setup Slack	Hold Slack	Setup Slack	Hold Slack		

2. In the table above, under **Fast Analysis**, record the slack values from the Fast corner **Setup Summary** and **Hold Summary** reports for **clk\_out**.

To figure out how much the PLL output clock **clk\_o** needs to be shifted, we need to find the center of the data valid window. The fast and slow models give you the absolute smallest slack for both corner cases. Now, if you subtract the <u>smallest setup</u> <u>slack</u> value in the table (from either the fast or slow analyses) from the <u>smallest hold</u> <u>slack</u> value from either analysis and divide the result by 2, you can find this center. Round the calculated value to the nearest hundredth (2 decimal places).

(SMALLEST HOLD VALUE – SMALLEST SETUP SLACK) ÷ 2 = \_\_\_\_

3. Add this time shift on the **c2** output of the PLL. Bring the **top.bdf** schematic to the foreground. Double-click the PLL block in the schematic. In the **MegaWizard Plug-In Manager**, go to **page 6** (**clk c2** of the **Output Clocks section**). In the **Clock phase shift** field, enter the rounded time delay shift you calculated above (with the negative sign) and change the units to **ns**. The MegaWizard indicates what the actual shift will be, which may be slightly different from your entered value. Click **Finish** twice and then click **OK**. You will also have to update the symbol.

<u>NOTE</u>: This may resize the PLL symbol in the diagram so make sure that all connections to it are still correct.

4. From the PLL symbol in the schematic, note the equivalent **phase shift** in degrees that the **MegaWizard Plug-In Manager** has determined will give you your shift on the **c2** output. Enter that value here (don't forget the minus sign): \_\_\_\_\_\_°



- \_\_\_\_\_5. In **top.sdc**, add the **-phase** argument to your generated clock statement for the **clk\_o** (not **clk\_out**) clock using the **phase shift value** from the PLL symbol (units are not required).
- \_\_\_\_\_ 6. Save **top.sdc**.

Before recompiling, you should lock down device I/O selected by the Fitter during the last compilation. This ensures that the Fitter does not select different locations for your I/O ports and thus possibly change your timing.

- 7. Fix device I/O locations. From the Quartus II Assignments menu, select Back-Annotate Assignments. In the Back-Annotate Assignments dialog box, leave the defaults (Pin & device assignments). Click OK.
- 8. **Recompile** the design, saving changes to the .bdf schematic file.
  - 9. Check timing. After compilation, re-open the timing analyzer and recheck your Summary (Setup) and Summary (Hold) reports. Check both the slow and fast netlists by just changing the operating conditions (Netlist menu, Set Operating Conditions) and regenerating the out of date reports. Enter the new values for clkout here:

Slow A	nalysis	Fast Analysis			
Setup Slack	Hold Slack	Setup Slack	Hold Slack		

Again, make sure you look through both slow corner reports in the Quartus II compilation report. Of the two setup slacks, record the larger one. Of the two hold slacks, record the smaller one. Now you should notice more of a balance between the slack times. This indicates that the data valid window is now centered around the clock and the data required times.

#### **Exercise Summary**

- Constrained an asynchronous control input
- Adding timing exceptions (i.e. false path and multicycle) to match design functionality
- Adjusted PLL settings to improve timing of a source synchronous interface

# **END OF EXERCISE 5**

