

## 1.1. ARM7

Table 1-1 ARM7

|                                       |  |
|---------------------------------------|--|
|                                       |  |
| 32 Bit RISC Processor                 | ARM7                      32Bit                      32bit<br>- load/store Architecture<br>- Uniform & fixed length instruction fields |
| Big/Little Endian Mode                | Big/Little Endian Mode   |
| High Performance RISC                 |  |
| Fast Interrupt Response               | Fast Interrupt   |
| Excellent high level language support | C<br>) ++, --                      Auto increment/decrement addressing mode  |
| Simple & Powerful Instruction Set     | 가 , ,<br>- load/store multiple instructions<br>- Conditional execution of all instructions   |

Table 1-1. ARM7

## 1.2. ARM7 Register

ARM7 32bit General Purpose Register 31 6 Status Register 가 Table 1-2 General Purpose Register Register Status Register .

| Register                         |  | Description  |
|----------------------------------|--|--|
| Special General Purpose Register | Program Counter(R15)                     | r15 CPU PC 가 r15 , Instruction Set pc  |
|                                  | Link Register(R14)                       | r14 . ARM7 CALL, RET Branch with Link (BL) , PC r14 , CALL PC RET mov pc, lr r14 |
|                                  | Stack Pointer(R13)                       | ARM7 가 , Push Pop 가 , ARM7 sp r13 . Push, Pop . ARM7 Auto Increment Push Pop     |
| Status Register                  | CPSR (Current Processor Status Register) | ARM7 32bit Status Register가 6 .  |
|                                  | SPSR                                     | Saved Processor Status Register CPSR .   |

Table 1-2. Special General Register & Status Register

## 1.2. ARM7 Register(Continued)

Figure 1-1 Status Register Bit Configuration, Table 1-3 Bit Configuration




Figure 1-1. Status Register

| Bits                        | Description   |         |         |           |      |         |      |         |       |         |     |         |           |         |     |         |        |         |            |   |   |
|-----------------------------|---|---------|---------|-----------|------|---------|------|---------|-------|---------|-----|---------|-----------|---------|-----|---------|--------|---------|------------|---|---|
| N(Negative/less than) Flag  | 가   |         |         |           |      |         |      |         |       |         |     |         |           |         |     |         |        |         |            |   |   |
| Z(Zero) Flag                | 가 0   |         |         |           |      |         |      |         |       |         |     |         |           |         |     |         |        |         |            |   |   |
| C(Carry/Borrow/Extend) Flag | , shift   |         |         |           |      |         |      |         |       |         |     |         |           |         |     |         |        |         |            |   |   |
| V(Overflow) Flag            | 가 Overflow  |         |         |           |      |         |      |         |       |         |     |         |           |         |     |         |        |         |            |   |   |
| I(Interrupt) Control        | IRQ . IRQ Disable .   |         |         |           |      |         |      |         |       |         |     |         |           |         |     |         |        |         |            |   |   |
| F(Fast Interrupt) Control   | FIQ . FIQ Disable .   |         |         |           |      |         |      |         |       |         |     |         |           |         |     |         |        |         |            |   |   |
| T(Thumb) Control            | Thumb Enable/Disable . Thumb State가 .   |         |         |           |      |         |      |         |       |         |     |         |           |         |     |         |        |         |            |   |   |
| M4 - M0(Mode) Control       | 가 .   |         |         |           |      |         |      |         |       |         |     |         |           |         |     |         |        |         |            |   |   |
|                             | <table border="1"> <thead> <tr> <th>M[4:0]</th> <th>Mode</th> <th>M[4:0]</th> <th>Mode</th> </tr> </thead> <tbody> <tr> <td>0b10000</td> <td>User</td> <td>0b10111</td> <td>Abort</td> </tr> <tr> <td>0b10001</td> <td>FIQ</td> <td>0b11011</td> <td>Undefined</td> </tr> <tr> <td>0b10010</td> <td>IRQ</td> <td>0b11111</td> <td>System</td> </tr> <tr> <td>0b10011</td> <td>Supervisor</td> <td>-</td> <td>-</td> </tr> </tbody> </table> | M[4:0]  | Mode    | M[4:0]    | Mode | 0b10000 | User | 0b10111 | Abort | 0b10001 | FIQ | 0b11011 | Undefined | 0b10010 | IRQ | 0b11111 | System | 0b10011 | Supervisor | - | - |
|                             | M[4:0]  | Mode    | M[4:0]  | Mode      |      |         |      |         |       |         |     |         |           |         |     |         |        |         |            |   |   |
|                             | 0b10000   | User    | 0b10111 | Abort     |      |         |      |         |       |         |     |         |           |         |     |         |        |         |            |   |   |
|                             | 0b10001   | FIQ     | 0b11011 | Undefined |      |         |      |         |       |         |     |         |           |         |     |         |        |         |            |   |   |
| 0b10010                     | IRQ   | 0b11111 | System  |           |      |         |      |         |       |         |     |         |           |         |     |         |        |         |            |   |   |
| 0b10011                     | Supervisor  | -       | -       |           |      |         |      |         |       |         |     |         |           |         |     |         |        |         |            |   |   |


Table 1-3. Bits Configuration of Status Register

## 1.2. ARM7 Register(Continued)

Table 1-4

| Mode            | Description  | Mode           | Description  |
|-----------------|--|----------------|--|
| User(usr)       | Normal program execute mode                            | Abort(abt)     | Implements virtual memory and/or memory protection   |
| FIQ(fiq)        | Supports a high-speed data transfer or channel process | Undefined(und) | Supports software emulation of hardware coprocessors |
| IRQ(irq)        | Used for general purpose interrupt handling            | System(sys)    | Runs privileged operating system tasks               |
| Supervisor(svc) | A protected mode for the operating system              |                |  |

Table 1-4.



## 1.2. ARM7 Register(Continued)

Figure 1-2

| System/User | FIQ              | Supervisor       | Abort            | IRQ              | Undefined        |
|-------------|------------------|------------------|------------------|------------------|------------------|
| R0          | R0               | R0               | R0               | R0               | R0               |
| R1          | R1               | R1               | R1               | R1               | R1               |
| R2          | R2               | R2               | R2               | R2               | R2               |
| R3          | R3               | R3               | R3               | R3               | R3               |
| R4          | R4               | R4               | R4               | R4               | R4               |
| R5          | R5               | R5               | R5               | R5               | R5               |
| R6          | R6               | R6               | R6               | R6               | R6               |
| R7          | R7               | R7               | R7               | R7               | R7               |
| R8          | R8_fiq           | R8               | R8               | R8               | R8               |
| R9          | R9_fiq           | R9               | R9               | R9               | R9               |
| R10         | R10_fiq          | R10              | R10              | R10              | R10              |
| R11         | R11_fiq          | R11              | R11              | R11              | R11              |
| R12         | R12_fiq          | R12              | R12              | R12              | R12              |
| R13(SP)     | R13_fiq          | R13_svc          | R13_abt          | R13_irq          | R13_und          |
| R14(LR)     | R14_fiq          | R14_svc          | R14_abt          | R14_irq          | R14_und          |
| R15(PC)     | R15              | R15              | R15              | R15              | R15              |
| CPSR        | CPSR<br>SPSR_fiq | CPSR<br>SPSR_svc | CPSR<br>SPSR_abt | CPSR<br>SPSR_irq | CPSR<br>SPSR_und |

Figure 1-2. General Purpose Register and Status Register

### 1.3. Exception

Table 1-5 Exception

| Address     | Exception             | Mode on Entry | Priorities | Description                                    |
|-------------|-----------------------|---------------|------------|--|
| 0x0000_0000 | Reset                 | supervisor    | 1          | Reset low high가                                |
| 0x0000_0004 | Undefined instruction | Undefined     | 6          | ARM7   |
| 0x0000_0008 | Software Interrupt    | Supervisor    | 6          | SWI가 Exception ARM7<br>가 Supervisor OS<br>Call |
| 0x0000_000C | Abort(prefetch)       | Abort         | 5          | 가 instruction 가 ,<br>instruction 가 ,           |
| 0x0000_0010 | Abort(data)           | Abort         | 2          | Access Abort Exception                         |
| 0x0000_001C | Reserved              | Reserved      | Reserved   | -  |
| 0x0000_0018 | IRQ                   | IRQ           | 4          | I/O Exception IRQ<br>, IRQ                     |
| 0x0000_001C | FIQ                   | FIQ           | 3          | IRQ Exception ,                                |

Table 1-5. Exception

### 1.3. Exception(Continued)

list 1-1 list 1-2 Exception

#### Reset Exception

1. Reset Exception

2. PC R14-svc, SPSR\_svc CPSR  
PC CPSR

3. CPSR bit I F Disable, T  
Clear, M[4:0] b10011 Supervisor Mode

4. PC 0x00 Next Instruction fetch

5. ARM state Execution

list 1-1. Reset Exception

#### IRQ Exception

1. User R0 - R15 IRQ

2. PC IRQ R14(IRQ 가 R14\_irq)

3. SPSR\_irq CPSR

4. ARM (M[4:0] 0b10010, I IRQ Disable R13 R14 IRQ)

5. PC 0x18

6. IRQ

7. CPSR SPSR\_irq

8. IRQ Return subs pc, r14\_irq, #4

list 1-2. IRQ Exception

## 2.1. ARM7 Instruction

Table 2-1 ARM7 Instruction

|              |  |
|--------------|--|
|              |  |
| 가 32bit Word | CISC Core 1<br>R0 32<br>ARM7 32<br>Immediate |
| S            | 'S'  |

Table 2-1. ARM7 Instruction



## 2.1. ARM7 Instruction (Continued)

| 가 | 8x86<br>jc, jz<br>가 ..   |
|---|--|
| 가 | . ARM<br>) BEQ jmp_1 ; Z flag가 jmp_1<br>MOVEQ r0, r1 ; Z flag가 r0 r1   |
| 가 | B Branch<br>. ARM<br>) C a = (b==c)?d:e; a,b,c,d,e가 r1, r2, r3, r4, r5<br>Assemble . 8x86 JMP<br>CMPS r2, r3<br>MOVEQ r1, r4<br>MOVNE r1, r5 |
|   | Instruction Table 2-2  |

Table 2-1. ARM7 Instruction (Continued)

## 2.1. ARM7 Instruction (Continued)

Table 2-2 CPSR Condition Fields, Instruction Set

| Code   | Suffix | Flags                        | Meaning                 |
|--------|--------|------------------------------|-------------------------|
| 0b0000 | EQ     | Z set                        | equal                   |
| 0b0001 | NE     | Z clear                      | not equal               |
| 0b0010 | CS     | C set                        | unsigned higher or same |
| 0b0011 | CC     | C clear                      | unsigned lower          |
| 0b0100 | MI     | N set                        | negative                |
| 0b0101 | PL     | N clear                      | positive or zero        |
| 0b0110 | VS     | V set                        | overflow                |
| 0b0111 | VC     | V clear                      | no overflow             |
| 0b1000 | HI     | C set and Z clear            | unsigned higher         |
| 0b1001 | LS     | C clear and Z set            | unsigned lower or same  |
| 0b1010 | GE     | N equals V                   | greater or equal        |
| 0b1011 | LT     | N not equals to V            | less than               |
| 0b1100 | GT     | Z clear AND (N equals V)     | greater than            |
| 0b1101 | LE     | Z set OR (N not equals to V) | less than or equal      |
| 0b1110 | AL     | (ignored)                    | always                  |

Table 2-2. Condition Fields

## 2.2. Instruction Format

Table 2-3 ARM Instruction Format

| Instruction                                 | 31   | 30 | 29 | 28 | 27 | 26     | 25                   | 24 | 23 | 22 | 21   | 20 | 19 | 18            | 17 | 16 | 15        | 14 | 13     | 12 | 11  | 10 | 9  | 8  | 7      | 6 | 5 | 4 | 3  | 2 | 1 | 0 |
|---|------|----|----|----|----|--------|----------------------|----|----|----|------|----|----|---------------|----|----|-----------|----|--------|----|-----|----|----|----|--------|---|---|---|----|---|---|---|
| Data Processing/<br>PSR Transfer            | Cond |    | 0  | 0  | I  | Opcode |                      |    |    | S  | Rn   |    |    | Rd            |    |    | Operand 2 |    |        |    |     |    |    |    |        |   |   |   |    |   |   |   |
| Multiply                                    | Cond |    | 0  | 0  | 0  | 0      | 0                    | 0  | A  | S  | Rd   |    |    | Rn            |    |    | Rs        |    | 1      | 0  | 0   | 1  | Rm |    |        |   |   |   |    |   |   |   |
| Multiply Long                               | Cond |    | 0  | 0  | 0  | 0      | 1                    | U  | A  | S  | RdHi |    |    | RdLo          |    |    | Rn        |    |        | 1  | 0   | 0  | 1  | Rm |        |   |   |   |    |   |   |   |
| Single Data Swap                            | Cond |    | 0  | 0  | 0  | 1      | 0                    | B  | 0  | 0  | Rn   |    |    | Rd            |    |    | 0         | 0  | 0      | 0  | 1   | 0  | 0  | 1  | Rm     |   |   |   |    |   |   |   |
| Branch and Exchange                         | Cond |    | 0  | 0  | 0  | 1      | 0                    | 0  | 1  | 0  | 1    | 1  | 1  | 1             | 1  | 1  | 1         | 1  | 1      | 1  | 1   | 1  | 1  | 1  | 0      | 0 | 0 | 1 | Rn |   |   |   |
| Halfword Data Transfer:<br>register offset  | Cond |    | 0  | 0  | 0  | P      | U                    | 0  | W  | L  | Rn   |    |    | Rd            |    |    | 0         | 0  | 0      | 0  | 1   | S  | H  | 1  | Rm     |   |   |   |    |   |   |   |
| Halfword Data Transfer:<br>Immediate offset | Cond |    | 0  | 0  | 0  | P      | U                    | 1  | W  | L  | Rn   |    |    | Rd            |    |    |           |    |        |    | 1   | S  | H  | 1  | Offset |   |   |   |    |   |   |   |
| Single Data Transfer                        | Cond |    | 0  | 1  | I  | P      | U                    | B  | W  | L  | Rn   |    |    | Rd            |    |    | Offset    |    |        |    |     |    |    |    |        |   |   |   |    |   |   |   |
| Undefined                                   | Cond |    | 0  | 1  | 1  |        |                      |    |    |    |      |    |    |               |    |    |           |    |        |    |     |    |    |    |        | 1 |   |   |    |   |   |   |
| Block Data Transfer                         | Cond |    | 0  | 0  | 0  | P      | U                    | S  | W  | L  | Rn   |    |    | Register List |    |    |           |    |        |    |     |    |    |    |        |   |   |   |    |   |   |   |
| Branch                                      | Cond |    | 1  | 0  | 1  | L      | Offset               |    |    |    |      |    |    |               |    |    |           |    |        |    |     |    |    |    |        |   |   |   |    |   |   |   |
| Coprocessor Data Transfer                   | Cond |    | 1  | 1  | 0  | P      | U                    | N  | W  | L  | Rn   |    |    | CRd           |    |    | CP#       |    | Offset |    |     |    |    |    |        |   |   |   |    |   |   |   |
| Coprocessor Data<br>Operation               | Cond |    | 1  | 1  | 1  | 0      | CP Opc               |    |    |    | CRn  |    |    | CRd           |    |    | CP#       |    | CP     | 0  | CRm |    |    |    |        |   |   |   |    |   |   |   |
| Coprocessor Register<br>Transfer            | Cond |    | 1  | 1  | 1  | 0      | CP Opc               |    |    | L  | CRn  |    |    | Rd            |    |    | CP#       |    | CP     | 1  | CRm |    |    |    |        |   |   |   |    |   |   |   |
| Software Interrupt                          | Cond |    | 1  | 1  | 1  | 1      | Ignored by processor |    |    |    |      |    |    |               |    |    |           |    |        |    |     |    |    |    |        |   |   |   |    |   |   |   |

Table 2-3. Instruction Format

## 2.3. Instruction Operation

Figure 2-1

data flow format




Figure 2-1.

Data Flow Format

## 2.4. Branch Instruction

Table 2-4 Branch Instruction Format



Table 2-4. Branch Instruction Format

### Note

Cond, BL CALL, 24, Offset, ARM7, BL, PC, Word, '1', BL, r14(LR), '+/- 32MByte', '0', B, JMP, 가

```
1) .text
.global _start
_start: b reset ; Noncondition jump
```

```
reset:
    mov r1, #0x90000000
```

```
2) bl print_str ; Function call
```

```
print_str:
    mov pc, r14 ; Return function
```

## 2.4. Data Processing and PSR Instruction

Table 2-5 Data Processing PSR Instruction Format




Table 2-5. Data Processing and PSR Instruction Format

Note

- Data Processing and PSR Instruction Format

- 1) Cond ([31:28],4bit) : (CPSR)
- 2) I ([25], 1bit) : Operation 2 Immediate Operand Immediate Operand  
 . 8x86 MOV AX, 1234 1234
- 3) Opcode ([24:21],4bit) :
- 4) S ([20], 1bit) : S 가 1 가 CPSR , 0 CPSR
- 5) Rn ([19:16],4bit) : ARM Rn 가  
 . ARM sp, lr, pc r0 r15 4bit
- 6) Rd ([15:12],4bit) : 가 가 4
- 7) Operand 2([11:0], 12bit) : ARM ALU 1 ,  
 barrel shifter Operand 2 . ARM7 Operand 2

2.4.1.

List 1-1 Operand 2

ARM7

Operand 2

Immediate Operand

Operand가

1) Register Operand

I 가 0

Operand 2가

12

Operand 2

Figure 2-2

4

Operand 2



Figure 2-2. Operand 2 Format Register Operand

가 가

Rm Shift

(8bit)

4 가

ALU

Shifter Shift Shift

Figure 2-3

Shift



Shift




Figure 2-3. Shift

4

0 1

가

0

Shift

Type

, Count

5

ARM7 Table 2-6 Type

List 2-1. Operand 2

| Value | Instrucion       | Mnemonic |
|-------|------------------|----------|
| 0b00  | logical left     | LSL      |
| 0b01  | logical right    | LSR      |
| 0b10  | arithmetic right | ASR      |
| 0b11  | rotate right     | ROR      |

Table 2-6. Operand 2 Type

2) Immediate Operand





Figure 2-4. Operand 2 Format Immediate Operand



) SUBS r4, r5, r7 LSR r2 ; r4:= r5 - ( r7 >> r2 )

List 2-1. Operand 2 (Continued)



## 2.4.2. Data Processing

Table 1-5 Data Processing

| Opcode | Mnemonic | Instruction                 | Action                 |
|--------|----------|-----------------------------|------------------------|
| 0b0000 | AND      | AND                         | Rd:= Op1 AND Op2       |
| 0b0001 | EOR      | Exclusive OR                | Rd:= Op1 XOR Op2       |
| 0b0010 | SUB      | Subtract                    | Rd:= Op1 - Op2         |
| 0b0011 | RSB      | Reverse Subtract            | Rd:= Op2 - Op1         |
| 0b0100 | ADD      | Add                         | Rd:= Op1 + Op2         |
| 0b0101 | ADC      | Add with carry              | Rd:= Op1 + Op2 + C     |
| 0b0110 | SBC      | Subtract with carry         | Rd:= Op1 - Op2 + C - 1 |
| 0b0111 | RSC      | Reverse Subtract with carry | Rd:= Op2 - Op1 + C - 1 |
| 0b1000 | TST      | Test bits                   | Op1 AND Op2 -> CPSR    |
| 0b1001 | TEQ      | Test bitwist equality       | Op1 XOR Op2 -> CPSR    |
| 0b1010 | CMP      | Compare                     | Op1 - Op2 -> CPSR      |
| 0b1011 | CMN      | Compare Negative            | Op1 + Op2 -> CPSR      |
| 0b1100 | ORR      | OR                          | Rd:= Op1 OR Op2        |
| 0b1101 | MOV      | Mov register or constant    | Rd:= Op2               |
| 0b1110 | BIC      | Bit Clear                   | Rd:= Op1 AND (NOT Op2) |
| 0b1111 | MVN      | Move negatice register      | Rd:= NOT Op2           |


Table 1-5. Data Processing

2.4.2. Data Processing (Continued)

list 2-2 Data Processing

1. MOV

1) MOV{cond}{S} Rd,Op2



list 2-2. Data Processing

## 2.4.2. Data Processing (Continued)

```

1) MOV    r0,r1
   :      r0:=r1
2) MOV    r0,#0
   : r0    0          . ARM    196          #          C
   MOV    r0,#0x30          &          16
3) MOV    r0,#0xfc000003
   : r0    0xfc000003          .          8          0xFF 32          Rotate          가
4) MOV    r0,r1,LSL #1
   :      r0:= r1 <<1          . LSL    logical Shift Left          , Op2
5) MOV    r0,r1,LSR r2
   :      r0:=r1 >> r2          , LSR    Logical Shift Right
6) MOV    r0,r0,ASR #24
   :      r0:=r0 >> 24          . ASR    Arithmetic Shift Right          LSR          가 1
7) MOVS   r0,r1,LSR #1      ; C(flag) := r1[0]
   MOVCC   r0, #10          ; if C=0 then r0:=10
   MOVCS   r0, #11          ; if C=1 then r0:=11
8) MOVS   r0,r4          ; if r4=0 then r0=0
   MOVNE   r0,#1          ; else r0=1
   :      r4    r0          {S}          .          NE
   ,      NE    Not Equal, Z    가 0          ., r4    0          NE    False가
   .      r0    0          .          r4가 0          r0    1

```

list 2-2. Data Processing (Continued)

2.4.2. Data Processing (Continued)

2. MVN

1)  $MVN\{cond\}\{S\} Rd, Op2$

Rd := NOT Operand2 가 . MOV NOT  
 ARM7 8 Resolution Immediate .

1)  $MVN\ r0, \#0 ; r0 := -1$   
 :  $MOV\ r0, \#0xFFFFFFFF$  가 . ARM7 32 Immediate 8  
 Rotate , MVN .

3. ADD/ADC

1)  $ADD\{cond\}\{S\} Rd, Rn, Op2$

$ADC\{cond\}\{S\} Rd, Rn, Op2$

. 8086 3 . Rd 가 , Data Processing  
 가 (Rd) 가 . Rd가 가 , 가 .  
 . Op2 Shifted Register Rotated Immediate Value .

ADD ADC , ... .

1)  $ADD\ r0, r0, \#1 ; r0 := r0 + 1$

list 2-2. Data Processing (Continued)

2.4.2. Data Processing (Continued)

2) ADD r0,r1,r2 ; r0:=r1+r2

3) ADDS r0,r1,r1, LSL #2 ; r0:=r1\*5

: Rd r0, Rn r1, Op2 r1,LSL #2 . r1 r1 , r1\*4 \*  
 5가 ... S . 1 2

4. SUB/SBC/RSB/RSC

1) SUB{cond}{S} Rd, Rn, Op2 / SBC{cond}{S} Rd, Rn, Op2  
 RSB{cond}{S} Rd, Rn, Op2 / RSC{cond}{S} Rd, Rn, Op2

|         |           |               |                                 |       |         |               |
|---------|-----------|---------------|---------------------------------|-------|---------|---------------|
| . SUB   | SBC       | Operand 1(Rn) | Op2                             | , R   | 가 Op2   | Operand 1(Rn) |
| . , SUB | Rd=Rn-Op2 | RSC           | Rd=Op2-Rn                       | . SBC | RSC     | 가             |
|         | 가         | . SBC         | Rd, Rn, Op2 = Rd=Rn-Op2+Carry-1 | 2     |         | . FFFFFFFF ,  |
| 0       |           | 가             | . 1                             | 1 2   |         | 가 0           |
|         |           | 가             |                                 |       | borrow가 | Carry 0       |
|         | Carry 1   |               | SBC                             | Carry | 1       | 8x86          |

) sub r0, r4, r6 ; r0 = r4 - r6

list 2-2. Data Processing (Continued)

## 2.4.2. Data Processing

(Continued)

## 5 AND/EOR/ORR

- 1) AND{cond}{S} Rd, Rn, Op2  
 EOR{cond}{S} Rd, Rn, Op2  
 ORR{cond}{S} Rd, Rn, Op2

: Bit . AND AND,EOR XOR , ORR OR . B  
 3 , ORR .

1) AND r0,r0,#0xFF : r0 8

2) ANDCSS r0,r1,r2,ASR r3

: 가 ...(CS) r1 AND (r2>>r3) , 가 .  
 ASR LSR ASR 가 1 1 .LSR  
 0 . 2 . r0 .

3) EORS r0,r0,r0 : r0 0 , N 0 Z 1 .

4) MOV r0,#0xFF  
 ORR r0,r0,#0xFF00  
 : r0 0xFFFF .

list 2-2. Data Processing

(Continued)



## 2.4.2. Data Processing (Continued)

## 8. CMP/CMN

1) `CMP{cond} Rn, Op2``CMN{cond} Rn, Op2`

: MOV, MVN 가 2 , Rd가 . CMP CMP . Rn Op2  
 . {S} ... {S}  
 가 .

CMN . CMP가 , .

1) `CMP r2, #23``MOVEQ r2, #45` : r2가 23 45 ...2) `CMP r0, #0``CMPEQ r1, #0``CMPEQ r2, #0``CMPEQ r3, #0``MOVEQ r4, #12` : r0 r3 0 r4 12 .3) `CMN r1, r2``MOVEQ r0, #0``MVNNE r0, #1` : `r0 = ((r1+r2)==0) ? 0: -1;`

list 2-2. Data Processing (Continued)



## 2.4.3. Single Data Transfer

list 2-3 Single Data Transfer

## 1. LDR/STR

가 . 8x86 MOV  
 , ARM7 , MOV  
 ARM LDR STR  
 , LDR  
 STR Table 2-6 LDR STR

- 1) LDR{cond}{B} Rd, address{!} ; Rd:= contents of address  
 LDR{cond}{B} Rd, =expression ; Rd:= expression  
 STR{cond}{B} Rd, address{!} ; contents of address := Rd

| Mode                  | Effective address        | Indexing     |
|-----------------------|--------------------------|--------------|
| [Rn]                  | Rn                       | none         |
| [Rn, ±expression]     | Rn, ± expression         | Pre-indexed  |
| [Rn, ± Rm]            | Rn, ± Rm                 | Pre-indexed  |
| [Rn, ± Rm, shift cnt] | Rn, ± ( Rm shift by cnt) | Pre-indexed  |
| [Rn], ± expression    | Rn                       | Post-indexed |
| [Rn], ±Rm             | Rn                       | Post-indexed |
| [Rn], ±Rm, shift cnt  | Rn                       | Post-indexed |

Table 2-6. LDR STR

list 2-3. Single Data Transfer

## 2.4.3. Single Data Transfer (Continued)

LDR STR, (32bit) Endian, word align

list2-2 Index 가

## 1) Pre-Indexed Addressing Mode

- Rn

-

- 가 12Bit Immediate

- Shift

1) LDR r0, [r1] : r1 . r0 r1 (4 )

2) LDR r0, [r1, #132]: 132

3) STR r0, [r1, r2]: r1, r2 . r0 r1+r2

4) LDR r0, [r1, r2, LSL #2]: r1, r2<<2 . r0 r1+(r2<<2)

list 2-3. Single Data Transfer (Continued)

## 2.4.3. Single Data Transfer (Continued)

Write-Back ?

```

LDR          Write-Back          , '!
)
LDR r0, =table_end
LDR r1, =table
MOV r2, #0
loop STR r2,[r0, #-4]!
      ADD r2, r2, #1
      CMP r0, r1
      BNE loop
      ..
ALIGN
table  %    table_length*4
table_end
      1000      2      entry 가      , table 1000      table_end 1008
      , -4      r2 1004      4
Write-Back          r0 1004

```

## 2) Post-Indexed Addressing Mode

- Rn

- Write-Back

list 2-3. Single Data Transfer (Continued)

## 2.4.3. Single Data Transfer (Continued)

```

1) LDR    r0, [r1], r2:          Pre-Indexed          .      r0    r1
                                , r1    r2          .
                                1. r0    [r1]
                                2. r1    r1 + r2
2) STR    r0, [r1], #20 : [r1]  r0, r1    r1 + 20
3)
   LDR    r0, table
   LDR    r1, =table_end
   MOV    r2, #0
loop    STR    r2, [r0], #4
        ADD    r2, r2, #1
        CMP    r0, r1
        BNE    loop
        ..
        ..
        ALIGN
table    %    table_length*4
table_end

        1000    2    entry 가 , table 1000    table_end 1008    .    STR    1000
r2    1000    4    , r0    4    1004 가 .

```

list 2-3. Single Data Transfer (Continued)

## 2.4.3. Single Data Transfer (Continued)

## 3) Relative Addressing Mode

-                   가

1)               LDR   r5, ThreeCubed

                  ..       ..

ThreeCubed   DCD   27

: LDR r5, [PC, #constant]                   . PC                   가

2) LDR r0, =12345678

:       가                   Literal Pool                   .                   PC

list 2-3. Single Data Transfer (Continued)

### 2.4.4. Block Data Transfer

list 2-4 Block Data Transfer

#### 1. LDM/STM

LDR (Rn) 가 LDM 가 STM LDM  
Multiple Register

- 1) LDM{cond}mode Rn{!}, {reg\_list}{^}
- STM{cond}mode Rn{!}, {reg\_list}{^}

{cond} , mode 가  
. mode 4가 . Rn , '!'  
Write-Back . {reg\_list} STMEA sp!,  
{r0,r1,r2,r3} . ARM7  
r0 r15 16 LDM STM 16 ,  
, 가 가 instruction format 16 reg\_list 가  
가 r0 r15 {reg\_list} . {r0,  
r2} {r0-r5} , {r0-r3, r6-r7} . reg\_list 가  
. {r0,r1,r2} {r2,r1,r0} 가 . {^} S bit가  
privileged mode PC CPSR load .

list 2-4. Block Data Transfer

2.4.4. Block Data Transfer (Continued)

LDM STM Addressing Mode 가 가 , Addressing Mod ( ) 가 , / , Table 2-7 Addressing Mode Names

| Name                 | Stack | Other | L bit | P bit | U bit |
|----------------------|-------|-------|-------|-------|-------|
| pre-increment load   | LDMED | LDMIB | 1     | 1     | 1     |
| post-increment load  | LDMFD | LDMIA | 1     | 0     | 1     |
| pre-decrement load   | LDMEA | LDMDB | 1     | 1     | 0     |
| post-decrement load  | LDMFA | LDMDA | 1     | 0     | 0     |
| pre-increment store  | STMFA | STMIB | 0     | 1     | 1     |
| post-increment store | STMEA | STMIA | 0     | 0     | 1     |
| pre-decrement store  | STMFD | STMDB | 0     | 1     | 0     |
| post-decrement stroe | STMED | STMDA | 0     | 0     | 0     |

Table 2-7 LDM/STM Addressing Mode Names

Note


LDM/STM

- 1) Stack : 'E' Empty, 'F' Full, 'D' Descending, 'A' Ascending .
- 2) Stack : 'I' Increment, 'D' decrement, 'B' Befroe, 'A' After .

2.4.4. Block Data Transfer (Continued)

1> Post-Increment Addressing

가 가 . Figure 2-5 Post-Increment Store



list 2-4. Block Data Transfer (Continued)




2.4.4. Block Data Transfer (Continued)

2> Pre-Increment Addressing

가

Figure 2-6 Pre-Increment Store



list 2-4. Block Data Transfer (Continued)

2.4.4. Block Data Transfer (Continued)

3> Post-Decrement Addressing

2-7 Post-Decrement Store

) STMDA Rn, {r1, r5, r7}

Rn 가 가 0x1000

- 1. 0xFF8 r1
- 2. 0xFFC r5
- 3. 0x1000 r7
- 4. 0xFF4





Figure 2-7. Post-Increment Store

2.4.4. Block Data Transfer (Continued)

4> Pre-Decrement Addressing  
가

Figure 2-8 Pre-Decrement Store



list 2-4. Block Data Transfer (Continued)

### 3.1. ARM7 Example

#### 1) Data Processing Instruction

```
mov    r0, r1
mov    r0, #fc000003
mov    r0, r1, lsl #1
mov    r0, r1, lsl r2
```

```
movs   r0, r1, lsr #1
movcc  r0, #10
movcs  r0, #11
```

byteswap :

```
mov    r2, #0xff
orr    r2, r2, #0xff0000
mov    r3, r2, lsl #8
and    r1, r2, r0, ror #24
and    r0, r3, r0, ror #8
orr    r0, r0, r1
```

#### 2) Procedure call and return

```
bl    function
```

```
... ..
```

function :

```
... ..
```

```
mov    pc, lr
```

#### 3) Conditional compare instructions

| <in C code>         | <in asm code>    |
|---------------------|------------------|
| if ( a==0    b==1 ) | cmp r0, r1       |
| c = d + e;          | cmpne r1, #1     |
|                     | addeq r2, r3, r4 |

#### 4) Loop variables

```
mov    r0, #loopcount
```

loop :

```
... ..
```

```
subs  r0, r0, #1
```

```
bne   loop
```