## Section I. SOPC Builder Features

### Chapter 1. Introduction to SOPC Builder

- **Quick Start Guide** ........................................ 1-1
- **Overview** .................................................. 1-1
- **Architecture of SOPC Builder Systems** .................. 1-2
  - **SOPC Builder Modules** ................................ 1-2
    - **Example System** ....................................... 1-2
    - **Available Components** ................................. 1-3
    - **Custom Components** ................................. 1-4
    - **Third-Party Components** ....................... 1-4
- **Functions of SOPC Builder** ................................ 1-5
  - **Defining and Generating the System Hardware** ........ 1-5
  - **Creating a Memory Map for Software Development** .... 1-6
  - **Creating a Simulation Model and Test Bench** ........ 1-6
- **Visualization of Large SOPC Builder Systems** ........ 1-6
- **Operating System Support** ................................ 1-6
- **Talkback Support** ........................................ 1-7
- **Referenced Documents** ..................................... 1-7
- **Document Revision History** ................................ 1-8

### Chapter 2. System Interconnect Fabric for Memory-Mapped Interfaces

- **Introduction** ............................................. 2-1
- **High-Level Description** .................................. 2-1
  - **Fundamentals of Implementation** ..................... 2-3
  - **Functions of System Interconnect Fabric** .......... 2-3
- **Address Decoding** ....................................... 2-4
- **Datapath Multiplexing** .................................. 2-5
- **Wait State Insertion** ..................................... 2-5
- **Pipelined Read Transfers** ................................ 2-6
- **Dynamic Bus Sizing and Native Address Alignment** .... 2-7
  - **Dynamic Bus Sizing** .................................. 2-7
    - **Wider Master** ...................................... 2-7
    - **Narrower Master** .................................. 2-8
    - **Native Address Alignment** ......................... 2-8
- **Arbitration for Multimaster Systems** .................... 2-9
  - **Traditional Shared Bus Architectures** ................. 2-9
  - **Slave-Side Arbitration** ................................ 2-10
  - **Arbiter Details** ...................................... 2-10
  - **Arbitration Rules** .................................... 2-11
    - **Setting Arbitration Parameters in SOPC Builder** .... 2-11
    - **Fairness-Based Shares** ............................. 2-12
    - **Round-Robin Scheduling** ........................... 2-13
    - **Burst Transfers** ................................... 2-13
    - **Burst Adapters** .................................... 2-13
## Quartus II IP File

- **Introduction**: 5-1
- **Document Revision History**: 5-1
- **Referenced Documents**: 5-1

## Chapter 3. System Interconnect Fabric for Streaming Interfaces

- **Introduction**: 3-1
- **High-Level Description**: 3-1
- **Avalon Streaming and Avalon Memory-Mapped Interfaces**: 3-2
- **Adapters**: 3-3
- **Data Format Adapter**: 3-4
- **Timing Adapter**: 3-4
- **Channel Adapter**: 3-4
- **Error Adapter**: 3-5
- **Multiplexer Examples**: 3-5
- **Example to Double Clock Frequency**: 3-5
- **Example to Double Data Width and Maintain Frequency**: 3-5
- **Example to Boost the Frequency**: 3-5
- **Referenced Documents**: 3-6
- **Document Revision History**: 3-7

## Chapter 4. SOPC Builder Components

- **Component Providers**: 4-1
- **Component Hardware Structure**: 4-2
  - **Components Inside the SOPC Builder System**: 4-3
  - **Static HDL Components**: 4-3
  - **Dynamic HDL Components**: 4-3
  - **Components Outside the SOPC Builder System**: 4-3
- **Exported Connection Points—Conduit Interfaces**: 4-4
- **SOPC Builder Component Search Path**: 4-4
- **Installing Additional Components**: 4-5
  - **Copy to the IP Root Directory**: 4-5
  - **Reference Components in an .ipx File**: 4-6
- **Understanding IPX File Syntax**: 4-6
- **Upgrading from Earlier Versions**: 4-7
- **Component Structure**: 4-7
  - **Component Description File (_hw.tcl)**: 4-7
  - **Component File Organization**: 4-8
- **Classic Components in SOPC Builder**: 4-8
- **Referenced Documents**: 4-9
- **Document Revision History**: 4-9

## Chapter 5. Using SOPC Builder with the Quartus II Software

- **Introduction**: 5-1
- **Quartus II IP File**: 5-1
- **Quartus II Incremental Compilation**: 5-1
## Chapter 6. Component Editor

- Introduction ......................................................... 6-1
- Component Hardware Structure ................................ 6-2
- Starting the Component Editor .................................. 6-2
- HDL Files Tab ....................................................... 6-2
  - Bottom-Up Design .................................................. 6-3
  - Top-Down Design ................................................... 6-3
- Signals Tab ........................................................... 6-3
  - Naming Signals for Automatic Type and Interface Recognition .......................... 6-4
  - Templates for Interfaces to External Logic ........................................ 6-5
- Interfaces Tab ......................................................... 6-6
- Component Wizard Tab .............................................. 6-6
  - Identifying Information ........................................... 6-6
  - Parameters .......................................................... 6-7
- Saving a Component ............................................... 6-8
- Editing a Component ............................................... 6-8
- Software Assignments ............................................ 6-8
- Component GUI ....................................................... 6-8
- Referenced Documents ............................................ 6-9
- Document Revision History ....................................... 6-9

## Chapter 7. Component Interface Tcl Reference

- Introduction .......................................................... 7-1
- Information in a Hardware Component Description File ............. 7-1
- Component Phases ................................................... 7-2
- Writing a Hardware Component Description File ...................... 7-2
  - Providing Basic Information ....................................... 7-2
  - Declaring Parameters .............................................. 7-3
  - Declaring Interfaces ............................................... 7-6
- Adding Files and Guiding Generation ................................ 7-6
- Default Behaviors .................................................... 7-7
  - Validation Phase Behavior ......................................... 7-7
  - Elaboration Phase Behavior ....................................... 7-7
  - Generation Phase Behavior ....................................... 7-7
  - Editor Phase Behavior ............................................. 7-8
- Overriding Default Behaviors ....................................... 7-9
  - Validation Callback ................................................ 7-9
  - Elaboration Callback .............................................. 7-10
  - Generation Callback ............................................... 7-10
  - Editor Callback .................................................... 7-11
  - Hardware Tcl Command Reference ................................ 7-12
## Contents

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Introduction</td>
<td>9-1</td>
</tr>
<tr>
<td>Example Design</td>
<td>9-1</td>
</tr>
<tr>
<td>Example Design Structure</td>
<td>9-2</td>
</tr>
<tr>
<td>Example Design Starting Point</td>
<td>9-3</td>
</tr>
<tr>
<td>Hardware and Software Requirements</td>
<td>9-3</td>
</tr>
<tr>
<td>Design Flow</td>
<td>9-4</td>
</tr>
<tr>
<td>Component-Level Design in SOPC Builder</td>
<td>9-4</td>
</tr>
<tr>
<td>SOPC Builder System-Level Design</td>
<td>9-4</td>
</tr>
<tr>
<td>Simulation</td>
<td>9-5</td>
</tr>
<tr>
<td>Quartus II Project-Level Design</td>
<td>9-5</td>
</tr>
<tr>
<td>Board-Level Design</td>
<td>9-5</td>
</tr>
<tr>
<td>Simulation Considerations</td>
<td>9-5</td>
</tr>
<tr>
<td>Generic Memory Models</td>
<td>9-5</td>
</tr>
<tr>
<td>Vendor-Specific Memory Models</td>
<td>9-6</td>
</tr>
<tr>
<td>On-Chip RAM and ROM</td>
<td>9-6</td>
</tr>
<tr>
<td>Component-Level Design for On-Chip Memory</td>
<td>9-6</td>
</tr>
<tr>
<td>Memory Type</td>
<td>9-6</td>
</tr>
<tr>
<td>Size</td>
<td>9-7</td>
</tr>
<tr>
<td>Read Latency</td>
<td>9-7</td>
</tr>
<tr>
<td>Non-Default Memory Initialization</td>
<td>9-7</td>
</tr>
<tr>
<td>Enable In-System Memory Content Editor Feature</td>
<td>9-8</td>
</tr>
<tr>
<td>SOPC Builder System-Level Design for On-Chip Memory</td>
<td>9-8</td>
</tr>
<tr>
<td>Simulation for On-Chip Memory</td>
<td>9-8</td>
</tr>
<tr>
<td>Quartus II Project-Level Design for On-Chip Memory</td>
<td>9-8</td>
</tr>
<tr>
<td>Board-Level Design for On-Chip Memory</td>
<td>9-8</td>
</tr>
<tr>
<td>Example Design with On-Chip Memory</td>
<td>9-8</td>
</tr>
<tr>
<td>EPCS Serial Configuration Device</td>
<td>9-9</td>
</tr>
<tr>
<td>Component-Level Design for an EPCS Device</td>
<td>9-9</td>
</tr>
<tr>
<td>SOPC Builder System-Level Design for an EPCS Device</td>
<td>9-9</td>
</tr>
<tr>
<td>Simulation for an EPCS Device</td>
<td>9-10</td>
</tr>
<tr>
<td>Quartus II Project-Level Design for an EPCS Device</td>
<td>9-10</td>
</tr>
<tr>
<td>Board-Level Design for an EPCS Device</td>
<td>9-10</td>
</tr>
<tr>
<td>Example Design with an EPCS Device</td>
<td>9-10</td>
</tr>
<tr>
<td>SDRAM</td>
<td>9-11</td>
</tr>
<tr>
<td>Component-Level Design for SDRAM</td>
<td>9-11</td>
</tr>
<tr>
<td>SOPC Builder System-Level Design for SDRAM</td>
<td>9-11</td>
</tr>
<tr>
<td>Simulation for SDRAM</td>
<td>9-12</td>
</tr>
<tr>
<td>Quartus II Project-Level Design for SDRAM</td>
<td>9-12</td>
</tr>
<tr>
<td>Connecting and Assigning the SDRAM-Related Pins</td>
<td>9-12</td>
</tr>
<tr>
<td>Accommodating Clock Skew</td>
<td>9-12</td>
</tr>
<tr>
<td>Board-Level Design for SDRAM</td>
<td>9-13</td>
</tr>
<tr>
<td>Example Design with SDRAM</td>
<td>9-13</td>
</tr>
<tr>
<td>DDR SDRAM</td>
<td>9-14</td>
</tr>
<tr>
<td>DDR2 SDRAM</td>
<td>9-14</td>
</tr>
</tbody>
</table>
## Contents

### Off-Chip SRAM and Flash Memory
- Component-Level Design for SRAM and Flash Memory
  - Avalon-MM Tristate Bridge
  - Flash Memory
  - SRAM
  - SOPC Builder System-Level Design for SRAM and Flash Memory
- Simulation for SRAM and Flash Memory
- Quartus II Project-Level Design for SRAM and Flash Memory
  - Board-Level Design for SRAM and Flash Memory
    - Aligning the Least-Significant Address Bits
    - Aligning the Most-Significant Address Bits
  - Example Design with SRAM and Flash Memory
    - Adding the Avalon-MM Tristate Bridge
    - Adding the Flash Memory Interface
    - Adding the SRAM Interface
    - SOPC Builder System Contents Tab
  - Connecting and Assigning Pins in the Quartus II Project
  - Connecting FPGA Pins to Devices on the Board
- Referenced Documents
- Document Revision History

### Chapter 10. SOPC Builder Component Development Walkthrough
- Introduction
- SOPC Builder Components and the Component Editor
- Prerequisites
- Hardware and Software Requirements
- Component Development Flow
  - Typical Design Steps
  - Hardware Design
- Design Example: Checksum Hardware Accelerator
  - Software Design
  - Verifying the Component
    - System Console
    - System-Level Verification
  - Sharing Components
  - .sopcinfo Files
- Referenced Documents
- Document Revision History

### Section III. Interconnect Components

### Chapter 11. Avalon Memory-Mapped Bridges
- Introduction to Bridges
- Structure of a Bridge
- Reasons for Using a Bridge
  - Address Mapping for Systems with Avalon-MM Bridges
  - Tools for Visualizing the Address Map
  - Differences between Avalon-MM Bridges and Avalon-MM Tristate Bridges

---

Chapter 12. Avalon Streaming Interconnect Components

Introduction to Interconnect Components .................................................. 12-1
Interconnect Component Usage ................................................................. 12-1
Address Mapping ...................................................................................... 12-3
Timing Adapter ......................................................................................... 12-3
Resource Usage and Performance .............................................................. 12-4
Instantiating the Timing Adapter in SOPC Builder ..................................... 12-4
Data Format Adapter ................................................................................ 12-6
Resource Usage and Performance .............................................................. 12-6
Instantiating the Data Format Adapter in SOPC Builder ........................... 12-7
Channel Adapter ...................................................................................... 12-8
Resource Usage and Performance .............................................................. 12-8
Instantiating the Channel Adapter in SOPC Builder .................................. 12-8
Error Adapter .......................................................................................... 12-9
Instantiating the Error Adapter in SOPC Builder ..................................... 12-9
Installation and Licensing ....................................................................... 12-10
Hardware Simulation Considerations ......................................................... 12-10
Software Programming Model ................................................................ 12-10
Referenced Documents ......................................................................... 12-11
Document Revision History ................................................................. 12-11

Additional Information
Contents

About this Handbook .................................................. Info-1
How to Contact Altera ............................................... Info-1
Third-Party Software Product Information ....................... Info-1
Typographic Conventions ........................................... Info-2
The chapters in this book, *Quartus II Handbook Version 9.0 Volume 4: SOPC Builder*, were revised on the following dates. Where chapters or groups of chapters are available separately, part numbers are listed.

Chapter 1  Introduction to SOPC Builder  
Revised:  *March 2009*  
Part Number:  QII54001-9.0.0

Chapter 2  System Interconnect Fabric for Memory-Mapped Interfaces  
Revised:  *March 2009*  
Part Number:  QII54003-9.0.0

Chapter 3  System Interconnect Fabric for Streaming Interfaces  
Revised:  *March 2009*  
Part Number:  QII54019-9.0.0

Chapter 4  SOPC Builder Components  
Revised:  *March 2009*  
Part Number:  QII54004-9.0.0

Chapter 5  Using SOPC Builder with the Quartus II Software  
Revised:  *March 2009*  
Part Number:  QII54023-9.0.0

Chapter 6  Component Editor  
Revised:  *March 2009*  
Part Number:  QII54005-9.0.0

Chapter 7  Component Interface Tcl Reference  
Revised:  *March 2009*  
Part Number:  QII54022-9.0.0

Chapter 8  Archiving SOPC Builder Projects  
Revised:  *March 2009*  
Part Number:  QII54017-9.0.0

Chapter 9  SOPC Builder Memory Subsystem Development Walkthrough  
Revised:  *March 2009*  
Part Number:  QII54006-9.0.0

Chapter 10  SOPC Builder Component Development Walkthrough  
Revised:  *March 2009*  
Part Number:  QII54007-9.0.0

Chapter 11  Avalon Memory-Mapped Bridges  
Revised:  *March 2009*  
Part Number:  QII54020-9.0.0
This section introduces the SOPC Builder system integration tool. Chapters in this section answer the following questions:

■ What is SOPC Builder?
■ What features does SOPC Builder provide?

This section includes the following chapters:

■ Chapter 1, Introduction to SOPC Builder
■ Chapter 2, System Interconnect Fabric for Memory-Mapped Interfaces
■ Chapter 3, System Interconnect Fabric for Streaming Interfaces
■ Chapter 4, SOPC Builder Components
■ Chapter 5, Using SOPC Builder with the Quartus II Software
■ Chapter 6, Component Editor
■ Chapter 7, Component Interface Tcl Reference
■ Chapter 8, Archiving SOPC Builder Projects

For information about the revision history for chapters in this section, refer to each individual chapter’s revision history.
Quick Start Guide

For a quick introduction on how to use SOPC Builder, follow these general steps:

- Install the Quartus® II software, which includes SOPC Builder. This is available at www.altera.com.
- Take advantage of the one-hour online course, Using SOPC Builder.
- Download and run the checksum sample design described in the SOPC Builder Memory Subsystem Development Walkthrough chapter in volume 4 of the Quartus II Handbook.

Overview

SOPC Builder is a powerful system development tool. SOPC Builder enables you to define and generate a complete system-on-a-programmable-chip (SOPC) in much less time than using traditional, manual integration methods. SOPC Builder is included as part of the Quartus II software.

You may have used SOPC Builder to create systems based on the Nios® II processor. However, SOPC Builder is more than a Nios II system builder; it is a general-purpose tool for creating systems that may or may not contain a processor and may include a soft processor other than the Nios II processor.

SOPC Builder automates the task of integrating hardware components. Using traditional design methods, you must manually write HDL modules to wire together the pieces of the system. Using SOPC Builder, you specify the system components in a GUI and SOPC Builder generates the interconnect logic automatically. SOPC Builder generates HDL files that define all components of the system, and a top-level HDL file that connects all the components together. SOPC Builder generates either Verilog HDL or VHDL equally.

In addition to its role as a system generation tool, SOPC Builder provides features to ease writing software and to accelerate system simulation. This chapter includes the following sections:

- “Architecture of SOPC Builder Systems” on page 1–2
- “Functions of SOPC Builder” on page 1–5
- “Operating System Support” on page 1–6
- “Talkback Support” on page 1–7
Architecture of SOPC Builder Systems

An SOPC Builder component is a design module that SOPC Builder recognizes and can automatically integrate into a system. You can also define and add custom components or select from a list of provided components. SOPC Builder connects multiple modules together to create a top-level HDL file called the SOPC Builder system. SOPC Builder generates system interconnect fabric that contains logic to manage the connectivity of all modules in the system.

SOPC Builder Modules

This document refers to components as the class definition for a module, while module is the instance of the component class.

SOPC Builder modules are the building blocks for creating an SOPC Builder system. SOPC Builder modules use Avalon® interfaces, such as memory-mapped, streaming, and IRQ, for the physical connection of components. You can use SOPC Builder to connect any logical device (either on-chip or off-chip) that has an Avalon interface. There are different types of Avalon interfaces, as described in the Avalon Interface Specifications.

For details on the Avalon-MM interface refer to System Interconnect Fabric for Memory-Mapped Interfaces in chapter in volume 4 of the Quartus II Handbook. For details on the Avalon-ST interface, refer to the System Interconnect Fabric for Streaming Interfaces chapter in volume 4 of the Quartus II Handbook. For details about the Avalon-ST interface protocol, refer to Avalon Interface Specifications.

Example System

Figure 1–1 shows an FPGA design that includes an SOPC Builder system and custom logic modules. You can integrate custom logic inside or outside the SOPC Builder system. In this example, the custom component inside the SOPC Builder system communicates with other modules through an Avalon-MM master interface. The custom logic outside of the SOPC Builder system is connected to the SOPC Builder system through a PIO interface. The SOPC Builder system includes two SOPC Builder components with Avalon-ST source and sink interfaces. The system interconnect fabric connects all of the SOPC Builder components using the Avalon-MM or Avalon-ST system interconnect as appropriate.
A component can be a logical device that is entirely contained within the SOPC Builder system, such as the processor component shown in Figure 1–1. Alternately, a component can act as an interface to an off-chip device, such as the DDR2 interface component in Figure 1–1. In addition to the Avalon interface, a component can have other signals that connect to logic outside the SOPC Builder system. Non-Avalon signals can provide a special-purpose interface to the SOPC Builder system, such as the PIO in Figure 1–1. These non-Avalon signals are described in Conduit Interface chapter in the Avalon Interface Specifications.

Available Components
Altera and third-party developers provide ready-to-use SOPC Builder components, including:
- Microprocessors, such as the Nios II processor
Microcontroller peripherals, such as a Scatter-Gather DMA Controller and timer
- Serial communication interfaces, such as a UART and a serial peripheral interface (SPI)
- General purpose I/O
- Communications peripherals, such as a 10/100/1000 Ethernet MAC
- Interfaces to off-chip devices

**Custom Components**

You can import HDL modules and entities that you write using Verilog HDL or VHDL into SOPC builder as custom components. You use the following design flow to integrate custom logic into an SOPC Builder system:

1. Determine the interfaces used to interact with your custom component.
2. Create the component logic using either Verilog HDL or VHDL.
3. Use the SOPC Builder component editor to create an SOPC Builder component with your HDL files.
4. Instantiate your component in the system.

Once you have created an SOPC Builder component, you can use the component in other SOPC Builder systems, and share the component with other design teams.

For instructions on developing a custom SOPC Builder component, the details about the file structure of a component, or the component editor, refer to the **SOPC Builder Components** chapter in volume 4 of the *Quartus II Handbook*.

For further details, refer to the **System Interconnect Fabric for Memory-Mapped Interfaces** and **System Interconnect Fabric for Streaming Interfaces** chapters in volume 4 of the *Quartus II Handbook*.

**Third-Party Components**

You can also use SOPC-ready components that were developed by third-parties. Altera awards the SOPC Builder Ready certification to IP functions that are ready to integrate with the Nios II embedded processor or the system interconnect fabric via SOPC Builder. These cores support the Avalon-MM interface or the Avalon Streaming (Avalon-ST) interface and include constraints, software drivers, and simulation models when applicable.

To find third-party components that you can purchase and use in SOPC Builder systems, complete the following steps:

1. On the Tools menu in SOPC Builder, click **Download Components**.
2. On the **Intellectual Property Solutions** web page, type **SOPC Builder ready** in the box labeled **Search for IP, Development Kits and Reference Designs**.
Functions of SOPC Builder

This section describes the functions of SOPC Builder.

Defining and Generating the System Hardware

SOPC Builder allows you to design the structure of a hardware system. The GUI allows you to add components to a system, configure the components, and specify connectivity.

After you add and parameterize components, SOPC Builder generates the system interconnect fabric, and outputs HDL files to your project directory. During system generation, SOPC Builder creates the following items:

- An HDL file for the top-level SOPC Builder system and for each component in the system. The top-level HDL file is named `<system_name>ver` for Verilog HDL designs and `<system_name>.vhd` for VHDL designs.
- Synopsis Design Constraints file (`.sdc`) for timing analysis.
- A Block Symbol File (`.bsf`) representation of the top-level SOPC Builder system for use in Quartus II Block Diagram Files (`.bdf`).
- An example of an instance of the top-level HDL file, `<SOPC_project_name_inst>.v` or `<SOPC_project_name_inst>.vhd`, which demonstrates how to instantiate the top-level HDL file in your code.
- A data sheet called `<system_name>.html` that provides a system overview including the following information:
  - All external connections for the system
  - A memory map showing the address of each Avalon-MM slave with respect to each Avalon-MM master to which it is connected
  - All parameter assignments for each component
  - A functional test bench for the SOPC Builder system and ModelSim® simulation project files
  - SOPC Builder information file (`.sopcinfo`) that describes all of the components and connections in your system. This file is a complete system description, and is used by downstream tools such as the Nios II tool chain. It also describes the parameterization of each component in the system; consequently, you can parse its contents to get requirements when developing software drivers for SOPC Builder components.
  - A Quartus II IP File (`.qip`) that provides the Quartus II software with all required information about your SOPC Builder system. The `.qip` file includes references to the following information:
    - HDL files used in the SOPC Builder system
    - TimeQuest Timing Analyzer Synopsys Design Constraint (`.sdc`) files
    - Component definition files for archiving purposes

After you generate the SOPC Builder system, you can compile it with the Quartus II software, or you can instantiate it in a larger FPGA design.
Creating a Memory Map for Software Development

When your SOPC Builder system includes a Nios II processor, SOPC Builder generates a header file, `cpu.h`, that provides the base address of each Avalon-MM slave component. In addition, each slave component can provide software drivers and other software functions and libraries for the processor. You can create C header files for your system using the `sopc-create-header-files` utility.

For details type `sopc-create-header-files --help` in a Nios II Command shell.

For more details about how to provide Nios II software drivers for components, refer to the `Developing Device Drivers for the Hardware Abstraction Layer` chapter of the `Nios II Software Developer’s Handbook`. The Nios II EDS is separate from SOPC Builder, but it uses the output of SOPC Builder as the foundation for software development.

Creating a Simulation Model and Test Bench

You can simulate your system after generating it with SOPC Builder. During system generation, SOPC Builder outputs a simulation test bench and a ModelSim setup script that eases the system simulation effort. The test bench does the following:

- Instantiates the SOPC Builder system
- Drives all clocks and resets
- Instantiates simulation models for off-chip devices when available

Visualization of Large SOPC Builder Systems

For large systems, you can use the Filters dialog box to customize the display of your system in the connections panel. You can filter the display of your system by interface type, module name, interface type, or using custom tags. For example, you can use filtering to view only components that include an Avalon-MM interface or components that are connected to a particular Nios II processor. For more information, refer to Quartus II online Help.

Operating System Support

SOPC Builder supports all of the operating systems that the Quartus II software supports.

For more information refer to `Quartus II Installation & Licensing for Windows and Linux Workstations`.
Talkback Support

Talkback is a Quartus II software feature that provides feedback to Altera on tool and IP feature usage. Altera uses the data to help guide future product planning efforts. Talkback sends Altera information on the components used, interface types, interface properties, parameter names and values, clocking, and software assignments. The Talkback file does not include information about system connectivity, interrupts or the memory map seen by each master in the system. When problems arise in the Quartus II software, Talkback data also helps Altera find and fix the cause.

The Talkback feature is enabled by default. You can disable Talkback if you do not wish to share your tool usage data with Altera.

Referenced Documents

This chapter references the following documents:

- Avalon Interface Specifications
- Component Editor chapter in volume 4 of the Quartus II Handbook
- Conduit Interface chapter in the Avalon Interface Specification
- Developing Device Drivers for the Hardware Abstraction Layer chapter of the Nios II Software Developer’s Handbook
- Nios II Hardware Development Tutorial
- SOPC Builder Components chapter in volume 4 of the Quartus II Handbook
- System Interconnect Fabric for Memory-Mapped Interfaces chapter in volume 4 of the Quartus II Handbook
- System Interconnect Fabric for Streaming Interfaces chapter in volume 4 of the Quartus II Handbook
Document Revision History

Table 1–1 shows the revision history for this chapter.

Table 1–1. Document Revision History

<table>
<thead>
<tr>
<th>Date and Document Version</th>
<th>Changes Made</th>
<th>Summary of Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>March 2009, v9.0.0</td>
<td>■ Added sopc-create-header-files command</td>
<td>Updated to reflect new functionality in the 9.0 release.</td>
</tr>
<tr>
<td></td>
<td>■ Added description of Generate HTML Data Sheet</td>
<td></td>
</tr>
<tr>
<td></td>
<td>■ Added instructions for downloading third-party IP.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>■ Named top-level HDL system files that SOPC Builder generates.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>■ Added paragraph introducing the filtering for visualization of large systems.</td>
<td></td>
</tr>
<tr>
<td>November 2008, v8.1.0</td>
<td>■ Expanded description of .sopcinfo file</td>
<td></td>
</tr>
<tr>
<td></td>
<td>■ Changed page size to 8.5 x 11 inches</td>
<td></td>
</tr>
<tr>
<td>May 2008, v8.0.0</td>
<td>■ Updated references to Avalon Memory-Mapped and Streaming Interface Specifications and changed to Avalon Interface Specifications.</td>
<td>The two specifications have been combined into one for all Avalon interfaces.</td>
</tr>
<tr>
<td></td>
<td>■ Add Quick Start Guide.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>■ Add list of OS support.</td>
<td></td>
</tr>
</tbody>
</table>

For previous versions of the Quartus II Handbook, refer to the Quartus II Handbook Archive.
Introduction

The system interconnect fabric for memory-mapped interfaces is a high-bandwidth interconnect structure for connecting components that use the Avalon® Memory-Mapped (Avalon-MM) interface. The system interconnect fabric consumes minimal logic resources, provides greater flexibility, and higher throughput than a typical shared system bus. It is a cross-connect fabric and not a tristated or time domain multiplexed bus. This chapter describes the functions of system interconnect fabric for memory-mapped interfaces and the implementation of those functions.

High-Level Description

The system interconnect fabric is the collection of interconnect and logic resources that connects Avalon-MM master and slaves on components in a system. SOPC Builder generates the system interconnect fabric to match the needs of the components in a system. The system interconnect fabric implements the connection details of a system. It guarantees that signals are routed correctly between master and slaves, as long as the ports adhere to the rules of the Avalon Interface Specifications. This chapter provides information on the following topics:

- “Address Decoding” on page 2–4
- “Datapath Multiplexing” on page 2–5
- “Wait State Insertion” on page 2–5
- “Pipelined Read Transfers” on page 2–6
- “Dynamic Bus Sizing and Native Address Alignment” on page 2–7
- “Arbitration for Multimaster Systems” on page 2–9
- “Burst Adapters” on page 2–13
- “Interrupts” on page 2–14
- “Reset Distribution” on page 2–16

For details about the Avalon-MM interface, refer to the Avalon Interface Specifications.

System interconnect fabric for memory-mapped interfaces supports the following items:

- Any number of master and slave components. The master-to-slave relationship can be one-to-one, one-to-many, many-to-one, or many-to-many.
- On-chip components.
- Interfaces to off-chip devices.
- Master and slaves of different data widths.
- Components operating in different clock domains.
- Components using multiple Avalon-MM ports.
Figure 2–1 shows a simplified diagram of the system interconnect fabric in an example memory-mapped system with multiple masters.

All figures in this chapter are simplified to show only the particular function being discussed. In a complete system, the system interconnect fabric might alter the address, data, and control paths beyond what is shown in any one particular figure.

Figure 2–1. System Interconnect Fabric—Example System

SOPC Builder supports components with multiple Avalon-MM interfaces, such as the processor component shown in Figure 2–1. Because SOPC Builder can create system interconnect fabric to connect components with multiple interfaces, you can create complex interfaces that provide more functionality than a single Avalon-MM interface. For example, you can create a component with two different Avalon-MM slaves, each with an associated interrupt interface.

System interconnect fabric can connect any combination of components, as long as each interface conforms to the Avalon Interface Specifications. It can, for example, connect a system comprised of only two components with unidirectional dataflow between them. Avalon-MM interfaces are suitable for random address transactions, such as to memories or embedded peripherals.
Generating system interconnect fabric is SOPC Builder’s primary purpose. In most cases, you are not required to modify the generated HDL; however, a basic understanding of how HDL works can help you optimize your system. For example, knowledge of the arbitration algorithm can help designers of multimaster systems minimize the impact of arbitration on the system throughput.

**Fundamentals of Implementation**

System interconnect fabric for memory-mapped interfaces implements a partial crossbar interconnect structure that provides concurrent paths between master and slaves. System interconnect fabric consists of synchronous logic and routing resources inside the FPGA.

For each component interface, system interconnect fabric manages Avalon-MM transfers, interacting with signals on the connected component. Master and slave interfaces can contain different signals and the system interconnect fabric handle any adaptation necessary between them. In the path between master and slaves, the system interconnect fabric might introduce registers for timing synchronization, finite state machines for event sequencing, or nothing at all, depending on the services required by the specific interfaces.

For more information, refer to the *Avalon Memory-Mapped Design Optimizations* chapter in the *Embedded Design Handbook*.

**Functions of System Interconnect Fabric**

System interconnect fabric logic provides the following functions:

- “Address Decoding” on page 2-4
- “Datapath Multiplexing” on page 2-5
- “Wait State Insertion” on page 2-5
- “Pipelined Read Transfers” on page 2-6
- “Arbitration for Multimaster Systems” on page 2-9
- “Burst Adapters” on page 2-13
- “Interrupts” on page 2-14
- “Reset Distribution” on page 2-16

The behavior of these functions in a specific SOPC Builder system depends on the design of the components in the system and the settings made in SOPC Builder. The remaining sections of this chapter describe how SOPC Builder implements each function.
Address Decoding

Address decoding logic in the system interconnect fabric forwards an appropriate address and produces a chipselect signal for each slave. Address decoding logic simplifies component design in the following ways:

- The system interconnect fabric selects a slave whenever it is being addressed by a master. Slave components do not need to decode the address to determine when they are selected.
- Slave addresses are properly aligned to the slave interface.
- Changing the system memory map does not involve manually editing HDL.

Figure 2–2 shows a block diagram of the address-decoding logic for one master and two slaves. Separate address-decoding logic is generated for every master in a system.

As Figure 2–2 shows, the address decoding logic handles the difference between the master address width (<M>) and the individual slave address widths (<S> and <T>). It also maps only the necessary master address bits to access words in each slave’s address space.

**Figure 2–2.** Block Diagram of Address Decoding Logic

In SOPC Builder, the user-configurable aspects of address decoding logic are controlled by the **Base** setting in the list of active components on the **System Contents** tab, as shown in **Figure 2–3**.

**Figure 2–3.** Base Settings in SOPC Builder Control Address Decoding

<table>
<thead>
<tr>
<th>Module Name</th>
<th>Description</th>
<th>Base</th>
<th>End</th>
<th>IRQ</th>
</tr>
</thead>
<tbody>
<tr>
<td>cpu</td>
<td>Nios II Processors</td>
<td>0x02120000</td>
<td>0x021207FF</td>
<td></td>
</tr>
<tr>
<td>instruction_master</td>
<td>Master port</td>
<td>IRQ 0</td>
<td>IRQ 31</td>
<td></td>
</tr>
<tr>
<td>data_master</td>
<td>Master port</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>jtag_debug_mod...</td>
<td>Slave port</td>
<td>0x0212080F</td>
<td>0x0212083F</td>
<td>2</td>
</tr>
<tr>
<td>ext_flash</td>
<td>Flash Memory...</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ext_ram</td>
<td>IDT71V416 S...</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ext_ram_bus</td>
<td>Avalon Tri-Stat...</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>button_pio</td>
<td>PIO (Parallel I/O)</td>
<td>0x0212080F</td>
<td>0x0212083F</td>
<td>3</td>
</tr>
<tr>
<td>high_res_timer</td>
<td>Interval timer</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Datapath Multiplexing

Datapath multiplexing logic in the system interconnect fabric drives the `writedata` signal from the granted master to the selected slave, and the `readdata` signal from the selected slave back to the requesting master.

Figure 2–4 shows a block diagram of the datapath multiplexing logic for one master and two slaves. SOPC Builder generates separate datapath multiplexing logic for every master in the system.

![Figure 2–4. Block Diagram of Datapath Multiplexing Logic](image)

In SOPC Builder, the generation of datapath multiplexing logic is specified using the connections panel on the System Contents tab.

Wait State Insertion

Wait states extend the duration of a transfer by one or more cycles. Wait state insertion logic accommodates the timing needs of each slave, and causes the master to wait until the slave can proceed. System interconnect fabric inserts wait states into a transfer when the target slave cannot respond in a single clock cycle. System interconnect fabric also inserts wait states in cases when slave `read_enable` and `write_enable` signals have setup or hold time requirements.

Wait state insertion logic is a small finite-state machine that translates control signal sequencing between the slave side and the master side. Figure 2–5 shows a block diagram of the wait state insertion logic between one master and one slave.
System interconnect fabric can force a master to wait for several reasons in addition to the wait state needs of a slave. For example, arbitration logic in a multimaster system can force a master to wait until it is granted access to a slave.

SOPC Builder generates wait state insertion logic based on the properties of all slaves in the system.

### Pipelined Read Transfers

The Avalon-MM interface supports pipelined read transfers, allowing a pipelined master to start multiple read transfers in succession without waiting for the prior transfers to complete. Pipelined transfers allow master-slave pairs to achieve higher throughput, even though the slave requires one or more cycles of latency to return data for each transfer.

SOPC Builder generates system interconnect fabric with pipeline management logic to take advantage of pipelined components wherever possible, based on the pipeline properties of each master-slave pair in the system. Regardless of the pipeline latency of a target slave, SOPC Builder guarantees that read data arrives at each master in the order requested. Because master and slaves often have mismatched pipeline latency, system interconnect fabric often contains logic to reconcile the differences. Many cases of pipeline latency are possible, as shown in Table 2–1.

### Table 2–1. Various Cases of Pipeline Latency in a Master-Slave Pair

<table>
<thead>
<tr>
<th>Master</th>
<th>Slave</th>
<th>Pipeline Management Logic Structure</th>
</tr>
</thead>
<tbody>
<tr>
<td>No pipeline</td>
<td>No pipeline</td>
<td>The system interconnect fabric does not instantiate logic to handle pipeline latency.</td>
</tr>
<tr>
<td>No pipeline</td>
<td>Pipelined with fixed or variable latency</td>
<td>The system interconnect fabric forces the master to wait through any slave-side latency cycles. This master-slave pair gains no benefits of pipelining, because the master waits for each transfer to complete before beginning a new transfer. However, while the master is waiting, the slave can accept transfers from a different master.</td>
</tr>
<tr>
<td>Pipelined</td>
<td>No pipeline</td>
<td>The system interconnect fabric carries out the transfer as if neither master nor slave were pipelined, causing the master to wait until the slave returns data.</td>
</tr>
<tr>
<td>Pipelined</td>
<td>Pipelined with fixed latency</td>
<td>The system interconnect fabric allows the master to capture data at the exact clock cycle when data from the slave is valid. This process enables the master-slave pair to achieve maximum throughput performance.</td>
</tr>
<tr>
<td>Pipelined</td>
<td>Pipelined with variable latency</td>
<td>This is the simplest pipelined case, in which the slave asserts a signal when its <code>readdata</code> is valid, and the master captures the data. This case enables this master-slave pair to achieve maximum throughput.</td>
</tr>
</tbody>
</table>
SOPC Builder generates logic to handle pipeline latency based on the properties of the master and slaves in the system. When configuring a system in SOPC Builder, there are no settings that directly control the pipeline management logic in the system interconnect fabric.

**Dynamic Bus Sizing and Native Address Alignment**

SOPC Builder generates system interconnect fabric to accommodate master and slaves with unmatched data widths. Address alignment affects how slave data is aligned in a master's address space, in the case that the master and slave data widths are different. Address alignment is a property of each slave, and can be different for each slave in a system. A slave can declare itself to use one of the following:

- Dynamic bus sizing
- Native address alignment

The following sections explain the implications of the address alignment property slave devices.

**Dynamic Bus Sizing**

Dynamic bus sizing hides the details of interfacing a narrow component device to a wider master, and vice versa. When an \(<N>\)-bit master accesses a slave with dynamic bus sizing, the master operates exclusively on full \(<N>\)-bit words of data, without awareness of the slave data width.

When using dynamic bus sizing, the slave data width in units of bytes must be a power of two.

Dynamic bus sizing provides the following benefits:

- Eliminates the need to create address-alignment hardware manually.
- Reduces design complexity of the master component.
- Enables any master to access any memory device, regardless of the data width.

In the case of dynamic bus sizing, the system interconnect fabric includes a small finite state machine that reconciles the difference between master and slave data widths. The behavior is different depending on whether the master data width is wider or narrower than the slave.

**Wider Master**

In the case of a wider master, the dynamic bus-sizing logic accepts a single, wide transfer on the master side, and then performs multiple narrow transfers on the slave side. For a data-width ratio of \(<N>:1\), the dynamic bus-sizing logic generates up to \(<N>\) slave transfers for each master transfer. The master waits while multiple slave-side transfers complete; the master transfer ends when all slave-side transfers end.

Dynamic bus-sizing logic uses the master-side byte-enable signals to generate appropriate slave transfers. The dynamic bus-sizing logic performs as many slave-side transfers as necessary to write or read the specified byte lanes.
Narrower Master

In the case of a narrower master, one transfer on the master side generates one transfer on the slave side. In this case, multiple master word addresses map to a single offset in the slave memory space. The dynamic bus-sizing logic maps each master address to a subset of byte lanes in the appropriate slave offset. All bytes of the slave memory are accessible in the master address space.

Table 2–2 demonstrates the case of a 32-bit master accessing a 64-bit slave with dynamic bus sizing. In the table, offset refers to the offset into the slave memory space.

<table>
<thead>
<tr>
<th>32-bit Address</th>
<th>Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>0×00000000 (word 0)</td>
<td>OFFSET[0]31:0</td>
</tr>
<tr>
<td>0×00000004 (word 1)</td>
<td>OFFSET[0]31:32</td>
</tr>
<tr>
<td>0×00000008 (word 2)</td>
<td>OFFSET[1]31:0</td>
</tr>
<tr>
<td>0×0000000C (word 3)</td>
<td>OFFSET[1]31:32</td>
</tr>
</tbody>
</table>

In the case of a read transfer, the dynamic bus-sizing logic multiplexes the appropriate byte lanes of the slave data to the narrow master. In the case of a write transfer, the dynamic bus-sizing logic uses slave-side byte-enable signals to write only to the appropriate byte lanes.

Altera recommends that you select dynamic bus sizing whenever possible. Dynamic bus sizing offers more flexibility when the master and slave components in your system have different widths.

Native Address Alignment

Table 2–3 demonstrates native address alignment and dynamic bus sizing for a 32-bit master connected to a 16-bit slave (a 2:1 ratio). In this example, the slave is mapped to base address <BASE> in the master’s address space. In Table 2–3, OFFSET refers to the offset into the 16-bit slave address space.

<table>
<thead>
<tr>
<th>32-bit Master Address</th>
<th>Data with Native Alignment</th>
<th>Data with Dynamic Bus Sizing</th>
</tr>
</thead>
<tbody>
<tr>
<td>BASE + 0x0 (word 0)</td>
<td>0×0000:OFFSET[0]</td>
<td>OFFSET[1]:OFFSET[0]</td>
</tr>
<tr>
<td>BASE + 0x4 (word 1)</td>
<td>0×0000:OFFSET[1]</td>
<td>OFFSET[3]:OFFSET[2]</td>
</tr>
<tr>
<td>BASE + 0x8 (word 2)</td>
<td>0×0000:OFFSET[2]</td>
<td>OFFSET[5]:OFFSET[4]</td>
</tr>
<tr>
<td>BASE + 0xC (word 3)</td>
<td>0×0000:OFFSET[3]</td>
<td>OFFSET[7]:OFFSET[6]</td>
</tr>
<tr>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>BASE + 4N (word N)</td>
<td>0×0000:OFFSET[N]</td>
<td>OFFSET[2N+1]:OFFSET[2N]</td>
</tr>
</tbody>
</table>

SOPC Builder generates appropriate address-alignment logic based on the properties of the master and slaves in the system. When configuring a system in SOPC Builder, there are no settings that directly control the address alignment in the system interconnect fabric.
Arbitration for Multimaster Systems

System interconnect fabric supports systems with multiple master components. In a system with multiple masters, such as the system pictured in Figure 2–1 on page 2–2, the system interconnect fabric provides shared access to slaves using a technique called slave-side arbitration. Slave-side arbitration moves the arbitration logic close to the slave, such that the algorithm that determines which master gains access to a specific slave in the event that multiple masters attempt to access the same slave at the same time.

The multimaster architecture used by system interconnect fabric offers the following benefits:

- Eliminates having to create arbitration hardware manually.
- Allows multiple masters to transfer data simultaneously. Unlike traditional host-side arbitration architectures where each master must wait until it is granted access to the shared bus, multiple Avalon-MM masters can simultaneously perform transfers with independent slaves. Arbitration logic stalls a master only when multiple masters attempt to access the same slave during the same cycle.
- Eliminates unnecessary master-slave connections. The connection between a master and a slave exists only if it is specified in SOPC Builder. If a master never initiates transfers to a specific slave, no connection is necessary, and therefore SOPC Builder does not waste logic resources to connect the two ports.
- Provides configurable arbitration settings, and arbitration for each slave is specified independently. For example, you can grant one master more arbitration shares than others, allowing it to gain more access cycles to the slave. The arbitration share settings are defined for each slave independently.
- Simplifies master component design. The details of arbitration are encapsulated inside the system interconnect fabric. Each Avalon-MM master connects to the system interconnect fabric as if it is the only master in the system. As a result, you can reuse a component in single-master and multimaster systems without requiring design changes to the component.

Traditional Shared Bus Architectures

This section discusses the architecture of the system interconnect fabric generated by SOPC Builder for multimaster systems. As a frame of reference for the discussion of multiple masters and arbitration, this section describes traditional bus architectures.

In traditional bus architectures, one or more bus masters and bus slaves connect to a shared bus, consisting of wires on a printed circuit board or on-chip routing. A single arbiter controls the bus (that is, the path between bus masters and bus slaves), so that multiple bus masters do not simultaneously drive the bus. Each bus master requests control of the bus from the arbiter, and the arbiter grants access to a single master at a time. Once a master has control of the bus, the master performs transfers with any bus slave. When multiple masters attempt to access the bus at the same time, the arbiter allocates the bus resources to a single master, forcing all other masters to wait.

Figure 2–6 illustrates the bus architecture for a traditional processor system. Access to the shared system bus becomes the bottleneck for throughput: only one master has access to the bus at a time, which means that other masters are forced to wait and only one slave can transfer data at a time.
Slave-Side Arbitration

The system interconnect fabric uses multimaster architecture to eliminate the bottleneck for access to a shared bus. Multiple masters can be active at the same time, simultaneously transferring data with independent slaves. For example, Figure 2–1 on page 2–2 demonstrates a system with two masters (a CPU and a DMA controller) sharing a slave (an SDRAM controller). Arbitration is performed at the SDRAM slave; the arbiter dictates which master gains access to the slave if both masters initiate a transfer with the slave in the same cycle.

Figure 2–7 focuses on the two masters and the shared slave and shows additional detail of the data, address, and control paths. The arbiter logic multiplexes all address, data, and control signals from a master to a shared slave.

Arbiter Details

SOPC Builder generates an arbiter for every slave, based on arbitration parameters specified in SOPC Builder. The arbiter logic performs the following functions for its slave:

- Evaluates the address and control signals from each master and determines which master, if any, gains access to the slave next.
- Grants access to the chosen master and forces all other requesting masters to wait.
- Uses multiplexers to connect address, control, and datapaths between the multiple masters and the slave.

Figure 2–8 shows the arbiter logic in an example multimaster system with two masters, each connected to two slaves.

**Arbitration Rules**

This section describes the rules by which the arbiter grants access to masters when they contend.

**Setting Arbitration Parameters in SOPC Builder**

You specify the arbitration shares for each master using the connection panel on the System Contents tab of SOPC Builder, as shown in Figure 2–9.
The arbitration settings are hidden by default. To see them, on the View menu, click **Show Arbitration**.

**Fairness-Based Shares**

Arbiter logic uses a fairness-based arbitration scheme. In a fairness-based arbitration scheme, each master pair has an integer value of transfer *shares* with respect to a slave. One share represents permission to perform one transfer.

For example, assume that two masters continuously attempt to perform back-to-back transfers to a slave. Master 1 is assigned three shares and Master 2 is assigned four shares. In this case, the arbiter grants Master 1 access for three transfers, then Master 2 for four transfers. This cycle repeats indefinitely. Figure 2–10 demonstrates this case, showing each master’s transfer request output, wait request input (which is driven by the arbiter logic), and the current master with control of the slave.

If a master stops requesting transfers before it exhausts its shares, it forfeits all its remaining shares, and the arbiter grants access to another requesting master. Refer to Figure 2–11. After completing one transfer, Master 2 stops requesting for one clock cycle. As a result, the arbiter grants access back to Master 1, which gets a replenished supply of shares.
Round-Robin Scheduling

When multiple masters contend for access to a slave, the arbiter grants shares in round-robin order. Round-robin scheduling drives a request interface according to space available and data available credit interfaces. At every slave transfer, only requesting masters are included in the arbitration.

Burst Transfers

Avalon-MM burst transfers grant a master uninterrupted access to a slave for a specified number of transfers. The master specifies the number of transfers when it initiates the burst. Once a burst begins between a master-slave pair, arbiter logic does not allow any other master to access the slave until the burst completes. For burst masters, the size of the burst determines the number of cycles that the master has access to the slave, and the selected arbitration shares have no effect.

Burst Adapters

System interconnect fabric provides burst adaptation logic to accommodate the burst capabilities of each port in the system, including ports that do not support burst transfers. Burst adaptation logic consists of a finite state machine that translates the sequencing of address and control signals between the slave side and the master side.

The maximum burst length for each port is determined by the component design and is independent of other ports in the system. Therefore, a particular master might be capable of initiating a burst longer than a slave’s maximum supported burst length. In this case, the burst management logic translates the master burst into smaller slave bursts, or into individual slave transfers if the slave does not support bursts. Until the master completes the burst, the arbiter logic prevents other masters from accessing the target slave.

For example, if a master initiates a burst of 16 transfers to a slave with maximum burst length of 8, the burst adapter logic initiates two bursts of length 8 to the slave. If the master initiates a burst of 14, the burst adapter logic segments the burst transfer into a burst of 8 words followed by a burst of 6 words, because the slave can only handle a maximum burst length of 8. If a master initiates a burst of 16 transfers to a slave that does not support bursts, the burst management logic initiates 16 separate transfers to the slave.

The burst adapter inserts one idle cycle at the start of each burst. System throughput is maximized when burst sizes are as large as possible.
In the case of a non-linewrap burst master connected to a slave with the `linewrapBursts` property set to `TRUE`, it is not always possible to issue the maximum-sized burst to the slave. In cases where a burst would cross a slave burst boundary, the burst adapter must issue the appropriate smaller bursts according to the master request. For example, if a non-linewrap burst master, data width=32 issues a burst of 8 at byte address 0xC to a linewrap burst slave, data width=32, the burst adapter issues a burst read of 5 at byte address 0xC followed by a burst read of size 3 at address 0x20. This example assumes a maximum burst size of 8 for both the master and slave. Table 2–3 provides some examples that show how bursts are handled between master and slaves with and without linewrapping. (Linewrap bursts are common for SDRAM components.) In these examples the following conditions are true:

- The master and slave have the same data width.
- Masters with the `linewrapBursts` property set to `TRUE` must also set `alwaysBurstMaxBurst` to `TRUE` due to a limitation in the burst adapter.

### Table 2–4. Burst Behavior for Masters and Slaves with and without Linewrapping

<table>
<thead>
<tr>
<th>Master Max Burst Size</th>
<th>Slave Max Burst Size</th>
<th>8</th>
<th>4</th>
<th>8</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Slave Linewrap Bursts</strong></td>
<td><strong>Master Linewrap Bursts</strong></td>
<td>8@0</td>
<td>8@0</td>
<td>2@0</td>
</tr>
<tr>
<td>Master bursts</td>
<td>8@0</td>
<td>8@0</td>
<td>2@0</td>
<td>2@0</td>
</tr>
<tr>
<td>Slave receives</td>
<td>8@0</td>
<td>8@0</td>
<td>2@0</td>
<td>2@0</td>
</tr>
<tr>
<td>Master bursts</td>
<td>8@3</td>
<td>8@3</td>
<td>6@3</td>
<td>6@3</td>
</tr>
<tr>
<td>Slave Receives</td>
<td>8@3</td>
<td>5@3</td>
<td>5@3</td>
<td>1@8</td>
</tr>
</tbody>
</table>

For more information about the `linewrapBursts` property, refer to the *Avalon Memory-Mapped Slave Interfaces* chapter in the *Avalon Interface Specifications*.

### Interrupts

In systems where components have interrupt request (IRQ) sender interfaces, the system interconnect fabric includes interrupt controller logic. A separate interrupt controller is generated for each interrupt receiver. The interrupt controller aggregates IRQ signals from all interrupt senders, and maps them to user-specified values on the receiver inputs.

For further information, refer to the *Interrupt Interfaces* chapter in the *Avalon Interface Specifications*. 
**Individual Requests IRQ Scheme**

In the individual requests IRQ scheme, the system interconnect fabric passes IRQs directly from the sender to the receiver, without making any assumptions about IRQ priority. In the event that multiple senders assert their IRQs simultaneously, the receiver logic (presumably under software control) determines which IRQ has highest priority, then responds appropriately.

Using individual requests, the interrupt controller can handle up to 32 IRQ inputs. The interrupt controller generates a 32-bit signal \( \text{irq}[31:0] \) to the receiver, and simply maps slave IRQ signals to the bits of \( \text{irq}[31:0] \). Any unassigned bits of \( \text{irq}[31:0] \) are disabled. Figure 2–12 shows an example of the interrupt controller mapping the IRQs on four senders to \( \text{irq}[31:0] \) on a receiver.

**Figure 2–12. IRQ Mapping Using Software Priority**

---

**Priority Encoded Interrupt Scheme**

In the priority encoded interrupt scheme, in the event that multiple slaves assert their IRQs simultaneously, the system interconnect fabric provides the interrupt receiver with a 1-bit interrupt signal, and the number of the highest priority active interrupt. An IRQ of lesser priority is undetectable until all IRQs of higher priority have been serviced.

Using priority encoded interrupts, the interrupt controller can handle up to 64 slave IRQ signals. The interrupt controller generates a 1-bit \( \text{irq} \) signal to the receiver, signifying that one or more senders have generated an IRQ. The controller also generates a 6-bit \( \text{irqnumber} \) signal, which outputs the encoded value of the highest pending IRQ. See Figure 2–13.
Assigning IRQs in SOPC Builder

You specify IRQ settings on the System Contents tab of SOPC Builder. After adding all components to the system, you make IRQ settings for all interrupt senders, with respect to each interrupt receiver. For each slave, you can either specify an IRQ number, or specify not to connect the IRQ.

Reset Distribution

SOPC Builder generates the logic used in the system interconnect fabric, which drives the reset pulse to all the logic. The system interconnect fabric distributes the reset signal conditioned for each clock domain. The duration of the reset signal is at least one clock period.

The system interconnect fabric asserts the system-wide reset in the following conditions:

■ The global reset input to the SOPC Builder system is asserted.

■ Any component asserts its reset request signal.

The global reset and reset requests are ORed together. This signal is then synchronized to each clock domain associated to an Avalon-MM port, which causes the asynchronous resets to be de-asserted synchronously.
Referenced Documents

This chapter references the following documents:

- *Avalon Interface Specifications*
- *Avalon Memory-Mapped Bridges* chapter in volume 4 of the *Quartus II Handbook*
- *Avalon Memory-Mapped Design Optimizations* chapter in the *Embedded Design Handbook*

Document Revision History

Table 2–5 shows the revision history for this chapter.

<table>
<thead>
<tr>
<th>Date and Document Version</th>
<th>Changes Made</th>
<th>Summary of Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>March 2009, v9.0.0</td>
<td>■ Added table showing the behavior of the burst adapter for master and slaves with and without <code>linewrapBursts</code> set to <code>TRUE</code>.</td>
<td>Clarification of burst behavior.</td>
</tr>
<tr>
<td>November 2008, v8.1.0</td>
<td>■ Added discussion of a non-bursting Avalon-MM master connected to an Avalon-MM slave with <code>linewrapBursts = TRUE</code>. Removed discussion on minimum arbitration shares; this feature is no longer supported.</td>
<td>Minor update to reflect software changes.</td>
</tr>
</tbody>
</table>
| May 2008, v8.0.0           | ■ Updated references to Avalon Memory-Mapped and Streaming Interface Specifications and changed to Avalon Interface Specifications.  
■ Moved clock-crossing bridge section from this chapter to chapter 11. | The two specifications have been combined into one for all Avalon interfaces. |

For previous versions of the *Quartus II Handbook*, refer to the *Quartus II Handbook Archive*. 
3. System Interconnect Fabric for Streaming Interfaces

Introduction

Avalon® Streaming interconnect fabric connects high-bandwidth, low latency components that use the Avalon Streaming (Avalon-ST) interface. This interconnect fabric creates datapaths for unidirectional traffic including multichannel streams, packets, and DSP data. This chapter describes the Avalon-ST interconnect fabric and its use in connecting components with Avalon-ST interfaces. Descriptions of specific adapters and their use in streaming systems can be found in the following sections:

- “Adapters” on page 3–3
- “Multiplexer Examples” on page 3–5

High-Level Description

Avalon-ST interconnect fabric is logic generated by SOPC Builder. Using SOPC Builder, you specify how Avalon-ST source and sink ports connect. SOPC Builder then creates a high performance point-to-point interconnect between the two components. The Avalon-ST interconnect is flexible and can be used to implement on-chip interfaces for industry standard telecommunications and data communications cores, such as Ethernet IEEE 802.3 MAC and SPI 4.2. In all cases, bus widths, packets, and error conditions are custom-defined.

Figure 3–1 illustrates the simplest system example that generates an interconnect between the source and sink. This source-sink pair includes only the data and valid signals.

**Figure 3–1.** Interconnect for a Simple Avalon Streaming Source-Sink Pair

![Diagram of a simple interconnect between a data source and sink](image)

Figure 3–2 illustrates a more extensive interface that includes signals indicating the start and end of packets, channel numbers, error conditions, and back pressure.

**Figure 3–2.** Avalon Streaming Interface for Packet Data

![Diagram of an extensive interconnect](image)
All data transfers using Avalon-ST interconnect occur synchronously to the rising edge of the associated clock interface. All outputs from the source interface, including the data, channel, and error signals, must be registered on the rising edge of the clock. Registers are not required for inputs at the sink interface. Registering signals only at the source provides for high frequency operation while eliminating back-to-back registration with no intervening logic. There is no inherent maximum performance of the interconnect. Throughput for a system depends on the components and how they are connected.

For details about the Avalon-ST interface protocol, refer to the *Avalon Interface Specifications*.

**Avalon Streaming and Avalon Memory-Mapped Interfaces**

The Avalon-ST and Avalon Memory-Mapped (Avalon-MM) interfaces are complementary. High bandwidth components with streaming data typically use Avalon-ST interfaces for the high throughput datapath. These components can also use Avalon-MM connection interfaces to provide an access point for control. In contrast to the Avalon-MM interconnect, which can be used to create a wide variety of topologies, the Avalon-ST interconnect fabric always creates a point-to-point between a single data source and data sink, as Figure 3–3 illustrates. There are two connection pairs in this figure:

- The data source in the Rx Interface transfers data to the data sink in the FIFO.
- The data source in the FIFO transfers data to the Tx Interface data sink.

In Figure 3–3, the Avalon-MM interface allows a processor to access the data source, FIFO or data sink to provide system control.
Adapters are configurable SOPC Builder components that are part of the streaming interconnect fabric. They are used to connect source and sink interfaces that are not exactly the same without affecting the semantics of the data. SOPC Builder includes the following four adapters:

- Data Format Adapter
- Timing Adapter
- Channel Adapter
- Error Adapter

You can add Avalon-ST adapters between two components with mismatched interfaces. The adapter allows you to connect a data source to a data sink of differing byte sizes. If you connect mismatched Avalon-ST sources and sinks in SOPC Builder without inserting adapters, SOPC Builder generates error messages. Inserting adapters into the system does not change the types of components that SOPC Builder allows you to connect. The **Insert Avalon-ST Adapters** command on the System menu attempts to correct these errors automatically, if possible, by inserting the appropriate adapter types.

For complete information about these adapters, refer to the *Avalon Streaming Interconnect Components* chapter in volume 4 of the *Quartus II Handbook*. 
The following sections provide an overview of these adapters.

**Data Format Adapter**

The data format adapter allows you to connect interfaces that have different values for the parameters defining the data signal. One of the most common uses of this adapter is to convert data streams of different widths. Figure 3–4 shows an adapter that allows a connection between a 128-bit input data stream and three 32-bit output data streams.

**Figure 3–4.** Avalon Streaming Interconnect Fabric with Data Format Adapter

**Timing Adapter**

The timing adapter allows you to connect component interfaces that require a different number of cycles before driving or receiving data. This adapter inserts a FIFO between the source and sink to buffer data or pipeline stages to delay the back pressure signals. The timing adapter can also be used to connect interfaces that support the `ready` signal and those that do not.

**Channel Adapter**

The channel adapter provides adaptations between interfaces that have different support for the channel signal or channel-related parameters. For example, if the source channel is narrower than the sink channel, you can use this adapter to connect them. The high-order bits of the sink channel are connected to zero. You can also use this adapter to connect a source with a wider channel to a sink with a narrower channel. If the source provides data for a channel that the sink cannot receive, the data is not transferred.
Error Adapter

The error adapter ensures that per-bit error information provided by the source interface is correctly connected to the sink interface’s input error signal. Matching error conditions handled by the source and sink are connected. If the source has an error condition that is not supported by the sink, the signal is left unconnected; the adapter provides a simulation error message and an error indication if this error is ever asserted. If the sink has an error condition that is not supported by the source, the sink’s input is tied to zero.

Multiplexer Examples

You can combine these adapters with streaming components to create datapaths whose input and output streams have different properties. The following sections provide examples of datapaths constructed using SOPC Builder in which the output stream is higher performance than the input stream:

- The first example shows an output with double the throughput of each interface with a corresponding doubling of the clock frequency.
- The second example doubles the data width.
- The third example boosts the frequency of a stream by 10% by multiplexing input data from two sources.

Example to Double Clock Frequency

Figure 3–5 illustrates a datapath that uses the dual clock version of the on-chip FIFO memory and Avalon-ST channel multiplexer to merge the 100 MHz input from two streaming data sources into a single 200 MHz streaming output. As Figure 3–5 illustrates, this example increases throughput by increasing the frequency and combining inputs.

Example to Double Data Width and Maintain Frequency

Figure 3–6 illustrates a datapath that uses the data format adapter and Avalon-ST channel multiplexer to convert two, 8-bit inputs running at 100 MHz to a single 16-bit output at 100 MHz.
Example to Boost the Frequency

Figure 3–7 illustrates a datapath that uses the dual clock version of the on-chip FIFO memory to boost the frequency of input data from 100 MHz to 110 MHz by sampling two input streams at differential rates. In this example, the on-chip FIFO memory has an input clock frequency of 100 MHz and an output clock frequency of 110 MHz. The channel multiplexer runs at 110 MHz and samples one input stream 27.3 percent of the time and the second 72.7 percent of the time.

You do not need to know what the typical and maximum input channel utilizations are before attempting this. For example, if the first channel hits 50% utilization, the output stream exceeds 100% utilization.

Referenced Documents

This chapter references the following documents:

- **Avalon Interface Specifications**
- **Avalon Streaming Interconnect Components** chapter in volume 4 of the *Quartus II Handbook*
### Document Revision History

Table 3–1 shows the revision history for this chapter.

<table>
<thead>
<tr>
<th>Date and Document Version</th>
<th>Changes Made</th>
<th>Summary of Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>March 2009, v9.0.0</td>
<td>No changes from previous release.</td>
<td>—</td>
</tr>
<tr>
<td>November 2008, v8.1.0</td>
<td>■ Added information on error adapter. ■ Changed page size to 8.5 x 11 inches</td>
<td>—</td>
</tr>
<tr>
<td>May 2008, v8.0.0</td>
<td>Updated references to Avalon Memory-Mapped and Streaming Interface Specifications and changed to Avalon Interface Specifications.</td>
<td>—</td>
</tr>
</tbody>
</table>

For previous versions of the *Quartus II Handbook*, refer to the [Quartus II Handbook Archive](#).
An SOPC Builder component is a hardware design block available within SOPC Builder that can be instantiated in an SOPC Builder system. This chapter defines SOPC Builder components, with emphasis on the structure of custom components.

A component includes the following:

■ The HDL description of the component’s hardware.

■ A description of the interface to the component hardware, such as the names and types of I/O signals.

■ A description of any parameters that specify the structure of the component logic and component.

■ A GUI for configuring an instance of the component in SOPC Builder.

■ Scripts and other information SOPC Builder requires to generate the HDL files for the component and integrate the component instance into the SOPC Builder system.

■ Other component-related information, such as reference to software drivers, necessary for development steps downstream of SOPC Builder.

This chapter discusses the design flow for new and classic custom-defined SOPC Builder components, in the following sections:

■ “Component Providers” on page 4–1

■ “Component Hardware Structure” on page 4–2

■ “Exported Connection Points—Conduit Interfaces” on page 4–4

■ “SOPC Builder Component Search Path” on page 4–4

■ “Component Structure” on page 4–7

■ “Classic Components in SOPC Builder” on page 4–8

Component Providers

SOPC Builder components can be obtained from many providers, including the following:

■ The components automatically installed with the Quartus® II software.

■ Third-party IP developers can provide IP blocks as SOPC Builder-ready components, including software drivers and documentation. A list of third-party components can be found in SOPC Builder by clicking IP MegaStore on the Tools menu.

■ Altera development kits, such as the Nios® II Development Kit, can provide SOPC Builder components as features.

■ You can use the SOPC Builder component editor to convert your own HDL files into custom components.
The GUI interfaces for classic components run slower in newer versions of SOPC Builder when you add or modify your component settings. These components are marked by a gray dot in the System Contents tab. You have better performance when you upgrade to the Hardware Component Description File (\_hw.tcl) component format in newer versions of SOPC Builder. These components are marked by a green dot.

For more information about the \_hw.tcl file, refer to the Component Editor chapter in volume 4 of the Quartus II Handbook.

## Component Hardware Structure

There are the following types of components in an SOPC Builder system, based on where the associated component logic resides:

- Components that include their associated logic inside the SOPC Builder system
- Components that interface to logic outside the SOPC Builder system

Figure 4–1 shows an example of both types of components.

**Figure 4–1.** Component Logic Inside and Outside the SOPC Builder System
Components Inside the SOPC Builder System

For components that are instantiated inside the SOPC Builder system, the component defines its logic in an associated HDL file. During system generation, SOPC Builder instantiates the component and connects it to the rest of the system. The component can include exported signals in conduit interfaces. Conduit interfaces become ports on the system, so they can be connected to logic outside the SOPC Builder system in the board-level schematic.

For more information about conduit interfaces, refer to the Conduit Interfaces chapter in the Avalon Interface Specifications.

In general, components connect to the system interconnect fabric using the Avalon® Memory-Mapped (Avalon-MM) interface or the Avalon Streaming (Avalon-ST) interface. A single component can provide more than one Avalon port. For example, a component might provide an Avalon-ST source port for high-throughput data, in addition to an Avalon-MM slave for control.

Static HDL Components

You can define SOPC Builder components whose parameters are all assigned values during the initial editing session. Examples of parameters whose values are typically known at instantiation time are address and data widths and FIFO depths. If all of a component’s parameters are assigned when it is instantiated, the HDL for the component is static. SOPC Builder automatically generates the top-level HDL wrapper file to apply parameter values to your component.

Dynamic HDL Components

You can also create SOPC Builder components whose parameters are defined by a generation callback. Examples of parameters that might be assigned during generation callback are baud rate and output directory. When you create components that include parameters defined using a generation callback, you must provide a custom generation callback routine to create the top-level wrapper for your component.

For more information about defining your own generation program, refer to the Generation Callback section in the Component Interface Tcl Reference chapter in volume 4 of the Quartus II Handbook.

Components Outside the SOPC Builder System

For components that interface to external logic or off-chip devices with Avalon-compatible signals outside the SOPC Builder system, the component files describe only the interface to the external logic. During system generation, SOPC Builder exports an interface for the component in the top-level SOPC Builder system. You must manually connect the signals at the top-level of SOPC Builder to pins or logic defined outside the system that already has Avalon-compatible signals.
Exported Connection Points—Conduit Interfaces

Conduit interfaces are brought to the top level of the system as additional ports. Exported signals are usually either application-specific signals or the Avalon interface signals.

Application-specific signals are exported to the top level of the system by the conduit interface(s) defined in the _hw.tcl file. These are I/O signals in a component’s HDL logic that are not part of any Avalon interfaces and connect to an external device, for example DDR SDRAM memory, or logic defined outside of the SOPC Builder system. You use conduit interfaces to connect application-specific signals of the external device and the SOPC Builder system.

You can also export the Avalon interfaces to manually connect them to external devices or logic defined outside a system with Avalon-compatible signals. This method allows a direct connection to the Avalon interface from any device that has Avalon-compatible signals. You can also export the Avalon interface in either an HDL file using conduit interfaces, or in the _hw.tcl file without an HDL file.

You export the Avalon interface signals as an HDL file with simple wire connections in the HDL description. The Avalon interface port signals are directly connected to external I/O signals in the HDL description. The conduit interface in the _hw.tcl file exports the external I/O signals to the top level of the system.

In the _hw.tcl file, no HDL files are specified and only the Avalon signals and interface ports are declared in the file.

SOPC Builder Component Search Path

Each time SOPC Builder starts, it searches for component files. The components that SOPC Builder finds are displayed in the list of available components on the SOPC Builder System Contents tab. When you launch SOPC Builder certain directories are searched for two kinds of files:

- _hw.tcl files. Each _hw.tcl file defines a single component.
- IP Index (.ipx) files. Each file indexes a collection of available components.

In general, .ipx files facilitate faster startup for SOPC Builder and other tools because fewer files need to be read and analyzed.

Some directories are searched recursively; others only to a specific depth. In the following list of search locations, a recursive descent is annotated by **. The * signifies any file. When a directory is recursively searched, the search stops at any directory containing a _hw.tcl or .ipx file; subdirectories are not searched.

- $$PROJECT_DIR/*
- $$PROJECT_DIR/ip/**/*
- $QUARTUS_ROOTDIR/..//ip/**/*

In SOPC Builder, you can extend the default search path by including additional directories by clicking Options, then clicking IP Search Path and Add. These additional paths apply to all projects; that is, the paths are global to the current version of SOPC Builder.
Installing Additional Components

There are two additional ways to make your components available to SOPC Builder projects. The following sections describe these methods.

Copy to the IP Root Directory

The simplest strategy is to copy your components into the standard IP directory provided by Altera. Figure 4–2 illustrates this approach.

Figure 4–2. User Library Included In Subdirectory of $IP_ROOTDIR

In Figure 4–2, the circled numbers identify three steps of the algorithm that SOPC follows during initialization. These steps are explained in the following paragraphs.

1. SOPC Builder recursively searches the `<install_dir>/ip` directory by default. It finds the file in the `altera` subdirectory, which tells it about all of the Altera components. `library.ipx` includes listings for all components found in its subdirectories. The recursive search stops when SOPC Builder finds this `.ipx` file.

2. As part of its recursive search, SOPC Builder also looks in the adjacent `user_components` directory. One level down SOPC Builder finds the `component1` directory, which contains `component1_hw.tcl`. SOPC Builder finds that component stops the recursive descent.

3. SOPC Builder then searches in the adjacent `component2` directory, which includes `component2_hw.tcl`. If SOPC Builder finds that component, the recursive descent stops.

If you save your `.ipx` file in the `<install_dir>/ip` directory, SOPC Builder finds your `.ipx` file and stops. SOPC Builder does not conduct the search just described.
Reference Components in an .ipx File

A second approach is to specify your IP directory in a user_components.ipx file under <install_dir>/ip path. Figure 4–3 illustrates this approach.

Figure 4–3. Specifying A User .ipx directory

The user_components.ipx file includes a single line of code redirecting SOPC Builder to the location of the user library. Example 4–1 shows the code for this redirection.

Example 4–1. Redirect to User Library

```
<library>
  <path path="c:/<user_install_dir>/user_ip/**/*" />
<library>
```

For both of these approaches, if you install a new version of the Quartus II software, you must also update the installation to include your libraries.

Understanding IPX File Syntax

An .ipx file is an XML file whose top-level element is <library> with a <path> subelements are <path> and <component>. Altera recommends that you only add or edit the <path> subelement.

A <path> element contains a single attribute, also called path and may reference a directory with a wildcard, (*), or reference a single file. Two asterisks designate any number of subdirectories. A single asterisk designates a match to a single file or directory. In searching down the designated path, the following three types of files are identified:

- .ipx—additional index files
- _hw.tcl—SOPC Builder component definitions
- _sw.tcl—Nios II board support package (BSP) software component definitions

A <component> element contains several attributes to define a component. If you provide all the required details for each component in an .ipx file, the start-up time for SOPC Builder is less than if SOPC Builder must discover the files in a directory. Example 4–2 shows two <component> elements. Note that the paths for file names are specified relative to the .ipx file.
Component Description File (_hw.tcl)

A Tcl component consists of:

- A component description file, which is a Tcl file with file name of the form `<entity name>_hw.tcl`.
- Verilog HDL or VHDL files that define the top-level module of the custom component (optional).

The _hw.tcl file defines everything that SOPC Builder requires about the name and location of component design files.
The SOPC Builder component editor saves components in the _hw.tcl format. You can use these Tcl files as a template for editing components by hand. When you edit a previously saved _hw.tcl file, SOPC Builder automatically saves the earlier version as _hw.tcl~.

For more information about the information that you can include in the _hw.tcl file, refer to the Component Interface Tcl Reference chapter in volume 4 of the Quartus II Handbook.

Component File Organization

A typical component uses the following directory structure. The precise names of the directories are not significant.

- `<component_directory>/`
  - `<hdl>/`—a directory that contains the component HDL design files and the _hw.tcl file
  - `<component name>_hw.tcl`—the component description file
  - `<component name>.v` or `.vhd`—the HDL file that contains the top-level module
  - `<component name>_sw.tcl`—the software driver configuration file. This file specifies the paths for the .c and .h files associated with the component.

- You are not required to create a special sub-directory for component HDL files. However, you are required to follow the naming conventions given here.
  - `<component_dir>/`
  - `<name>_hw.tcl`
  - `<name>.v` or `.vhd`
  - `<name>_sw.tcl`

- `<software>/`—a directory that contains software drivers or libraries related to the component, if any. Altera recommends that the software directory be subdirectory of the directory that contains the _hw.tcl file.

For information on writing a device driver or software package suitable for use with the Nios® II IDE design flow, refer to the Hardware Abstraction Layer section of the Nios II Software Developer’s Handbook. The Nios II Software Build Tool Reference chapter of the Nios II Software Developer’s Handbook describes the commands you can use in the Tcl script.

Classic Components in SOPC Builder

If you use classic components created with an earlier version of SOPC Builder, read through this section to familiarize yourself with the differences. This document uses the term classic components to refer to class.ptf-based components created with a previous version of the Quartus II software. If you do not use classic components, skip this section.
Classic components are compatible with newer versions of SOPC Builder, but be aware of the following caveats:

- Classic components configured with the More Options tab in SOPC Builder, such as complex IP components provided by third-party IP developers, are not supported in the Quartus II software in version 7.1 and beyond. If your component has a bind program, you cannot use the component without recreating it with the component editor or with Tcl scripting.
- To make changes to a classic component with the component editor, you must first upgrade the component by editing the classic component and saving it in the _hw.tcl component format in the component editor.

Referenced Documents

This chapter references the following documents:

- Component Interface Tcl Reference chapter in volume 4 of the Quartus II Handbook
- Component Editor chapter in volume 4 of the Quartus II Handbook
- Conduit Interfaces chapter in the Avalon Interface Specifications
- Embedded Peripherals section in volume 5 of the Quartus II Handbook
- Hardware Abstraction Layer section of the Nios II Software Developer’s Handbook
- Nios II Software Build Tools Reference chapter of the Nios II Software Developer’s Handbook

Document Revision History

Table 4–1 shows the revision history for this chapter.

<table>
<thead>
<tr>
<th>Date and Document Version</th>
<th>Changes Made</th>
<th>Summary of Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>March 2009, v9.0.0</td>
<td>Added 2 paragraphs introducing custom generations for dynamic components.</td>
<td>Updated component descriptions.</td>
</tr>
<tr>
<td>November 2008, v8.1.0</td>
<td>Revised section on component search paths.</td>
<td>Revised to reflect changes to the component search path in 8.1.</td>
</tr>
<tr>
<td></td>
<td>Added meaning of green and gray dots next to components on the System Contents tab.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Changed page size to 8.5 x 11 inches</td>
<td></td>
</tr>
<tr>
<td>May 2008, v8.0.0</td>
<td>Added paragraph about IP Search Path.</td>
<td></td>
</tr>
</tbody>
</table>

For previous versions of the Quartus II Handbook, refer to the Quartus II Handbook Archive.
Introduction

This chapter describes the Quartus® II software tools that interface with SOPC Builder, including the following:

- “Quartus II IP File”
- “Quartus II Incremental Compilation” on page 5–1
- “TimeQuest Timing Analyzer” on page 5–2

Quartus II IP File

The Quartus II IP File (.qip) generated by SOPC Builder provides the Quartus II software with all required information about your SOPC Builder system. SOPC Builder creates the .qip during system generation and adds a reference to it in the Quartus II Settings File (.qsf).

The .qip file includes references to the following information:

- HDL files used in the SOPC Builder system
- TimeQuest Timing Analyzer Synopsys Design Constraint (.sdc) files
- Component definition files for archiving purposes

The .qip file is based on Tcl scripting syntax and is similar to the .qsf file. The information required to process most components is included in the system’s single .qip file. Some complex components provide their own .qip file, in which case the system’s .qip file references the component .qip file.

The .qip file is normally added to your project automatically by SOPC Builder. If it does not get added automatically you can add the file in the same way that you add other source files to your project. You can also have a .qip file for each component in your design. When you generate a design, each .qip is pulled into the main .qip file for your system by reference.

Quartus II Incremental Compilation

SOPC Builder supports the Quartus II incremental compilation feature, which allows you to separately compile isolated portions, or partitions, of a design. From within the Quartus II software, you can designate an entire SOPC Builder system as a design partition, or you can designate individual SOPC Builder components as design partitions.

Changing the parameters of a component and regenerating your system only prompts other partitions within the same system to recompile if the HDL in that partition depends on the changed parameters. The HDL you generate for the Nios® II processor is optimized as related to components to which the Nios II processor is connected.
For more information about incremental compilation, refer to the *Quartus II Incremental Compilation for Hierarchical and Team-Based Design* chapter in volume 1 of the *Quartus II Handbook*.

**TimeQuest Timing Analyzer**

Altera recommends the TimeQuest Timing Analyzer in the Quartus II software for analysis of all new designs. SOPC Builder automatically generates a TimeQuest .sdc constraints file for SOPC Builder systems and components. In most cases, you use the TimeQuest constraints to declare false paths for signals that cross clock domains within a component, so that the TimeQuest Timing Analyzer does not perform normal setup and hold analysis for them. You can add .sdc files for custom components, using *Add Files* command on *HDL Files* tab in the Component Editor. Turn on the *Synth* option and turn off the *Synth* option.

The Classic Timing Analyzer was primary in earlier versions of the Quartus II software. However, Altera now recommends that you constrain designs before compilation, because the TimeQuest Timing Analyzer reports any unconstrained paths by default during the compilation process.

Refer to the *Quartus II TimeQuest Timing Analyzer* chapter in volume 3 of the *Quartus II Handbook* for further description of the TimeQuest Timing Analyzer. Refer to the *Switching to the Quartus II TimeQuest Timing Analyzer* chapter in volume 3 of the *Quartus II Handbook* for a description of the benefits of using the TimeQuest Timing Analyzer rather than the Classic Timing Analyzer. Refer to *TimeQuest Example: Basic SDC Example* on www.altera.com for a working example of using the TimeQuest Timing Analyzer. Refer to *TimeQuest Design Examples* on www.altera.com for further details about how to constrain different types of circuits for the TimeQuest Timing Analyzer.

**Analyzing PLLs**

You must constrain PLL clocks for proper analysis by the TimeQuest Timing Analyzer. You can define clocks generated by PLLs using one of the following methods:

- Use the `derive_pll_clocks` command to derive clocks for all PLL outputs in the design. This is the best method.
- Use the `create_generated_clock` command to designate each clock output.
- Use the `-create_base_clocks` option of the `derive_pll_clock` assignments to designate the base clock feeding the PLL.

The following example focuses on the use of the `derive_pll_clocks` assignment, because this method automatically defines clock frequencies and phase shifts.

`derive_pll_clocks` generates clocks for all PLLs in the Quartus II hardware project, not just for the PLLs in the SOPC Builder system.

The SOPC system shown in Figure 5–1 illustrates the use of the `derive_pll_clocks` assignment in the case of a single clock input and one PLL using a single output.
After running the following commands in the TimeQuest Timing Analyzer, two clocks are generated:

```plaintext
create_clock -name master_clk -period 20 [get_ports {clk}]
derive_pll_clocks
```

The TimeQuest Timing Analyzer analyzes and reports performance of the constrained clocks in the Clocks Summary report. This displays a report as shown in Figure 5–2.

**Figure 5–2. Clocks Summary Report**

<table>
<thead>
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
</tr>
</thead>
<tbody>
<tr>
<td>master_clk</td>
<td>Base</td>
<td>20.000</td>
</tr>
<tr>
<td>the_my_pll_pll_component(auto_generatedpll[clk[0]]</td>
<td>Generated</td>
<td>80.000</td>
</tr>
</tbody>
</table>

`master_clk` is defined by the `create_clock` command, and `the_my_pll` clock is derived from the `derive_pll_clocks` command.

**Analyzing Slow Asynchronous I/O Paths**

If you use slow asynchronous I/O in an SOPC Builder system, such as PIO and UART peripherals, you do not have to analyze these paths because they are asynchronous to the clock that is used to capture or output data. In this case you must designate false paths to produce an accurate analysis.

For outputs, set a false path between the launch clock and the output. For inputs, a false path should be set between the input and the latching clock. For bidirectional signals, set a false path from the launching clock to the bidirectional pin and also from the bidirectional pin to the latching clock. Launch and latch clocks are typically the clocks associated with the SOPC Builder module that includes the I/O.
For the system described in the PLL section, the following command sets false paths for the PLL outputs:

```c
set_false_path -to [get_ports {*_pio[*]}]
```

Because design contains a 4-bit PIO, filter `*_pio[*]` includes the following I/O pins.

- `out_port_from_the_pio[0]`
- `out_port_from_the_pio[1]`
- `out_port_from_the_pio[2]`
- `out_port_from_the_pio[3]`

### Analyzing Single Data Rate SDRAM and SSRAM

Single data SDRAM interfaces in SOPC Builder typically use the type of circuit shown in Figure 5–3. You can use a PLL to fine tune the phase shift to the external memory to meet I/O timing requirements.

To constrain this interface, you must create a clock that is recognized by the external SDRAM; then you must set the I/O timing relative to that clock.

**Example 5–1** shows how to constrain a PLL output clock and set a Tcl variable for that clock.

```tcl
create_clock -period 20.000 -name ext_clk [get_ports {clk}]
derive_pll_clocks
set sdram_clk\my_pll_inst|altpll_component|auto_generated|pll1|clk[0]
```

The following command shows the creation of the `sdram_clk_pin` generated clock derived from the output pin `sdram_clk` clock. A 0.5 ns offset accounts for PCB routing delay.
create_generated_clock -name sdram_clk_pin -source $sdram_clk \ 
-offset 0.5 [get_ports {sdram_clk}]

There may be some uncertainty associated with the PCB delay not accounted for in this command. The uncertainty can be included in the I/O constraints that are specific to input or output and minimum or maximum delays.

The I/O constraints must be defined in relation to the data sheet for the external memory. Figure 5–4 shows part of a data sheet for an SDRAM device with the worst case input and output timing highlighted for a CAS latency of 3.

Figure 5–4. AC Characteristics from SDRAM Device Data sheet

<table>
<thead>
<tr>
<th>AC Characteristics Parameter</th>
<th>Symbol</th>
<th>-6</th>
<th>-7</th>
<th>Units</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Access time from CLK (pos. edge)</td>
<td>CL = 3</td>
<td>A% (3)</td>
<td>5.5</td>
<td>5.5</td>
<td>ns</td>
</tr>
<tr>
<td></td>
<td>CL = 2</td>
<td>A% (2)</td>
<td>7.5</td>
<td>8.0</td>
<td>ns</td>
</tr>
<tr>
<td></td>
<td>CL = 1</td>
<td>A% (1)</td>
<td>17.0</td>
<td>17.0</td>
<td>ns</td>
</tr>
<tr>
<td>Address hold time</td>
<td>A%h</td>
<td>1</td>
<td>1</td>
<td>as</td>
<td></td>
</tr>
<tr>
<td>Address setup time</td>
<td>A%e</td>
<td>1.5</td>
<td>2</td>
<td>as</td>
<td></td>
</tr>
<tr>
<td>CLK high level width</td>
<td>C%h</td>
<td>2.5</td>
<td>2.75</td>
<td>as</td>
<td></td>
</tr>
<tr>
<td>CLK low level width</td>
<td>C%l</td>
<td>2.5</td>
<td>2.75</td>
<td>as</td>
<td></td>
</tr>
<tr>
<td>Clock cycle time</td>
<td>CK (3)</td>
<td>0</td>
<td>7</td>
<td>ms</td>
<td>23</td>
</tr>
<tr>
<td></td>
<td>CK (2)</td>
<td>10</td>
<td>10</td>
<td>ms</td>
<td>23</td>
</tr>
<tr>
<td></td>
<td>CK (1)</td>
<td>20</td>
<td>20</td>
<td>ms</td>
<td>23</td>
</tr>
<tr>
<td>CHIP hold time</td>
<td>C% nh</td>
<td>1.5</td>
<td>2</td>
<td>as</td>
<td></td>
</tr>
<tr>
<td>CHIP setup time</td>
<td>C% e</td>
<td>1</td>
<td>1</td>
<td>as</td>
<td></td>
</tr>
<tr>
<td>CHIP, RAS#, CAS#, WE#, DQM hold time</td>
<td>C% nh</td>
<td>1.5</td>
<td>2</td>
<td>as</td>
<td></td>
</tr>
<tr>
<td>CHIP, RAS#, CAS#, WE#, DQM setup time</td>
<td>C% e</td>
<td>1.5</td>
<td>2</td>
<td>as</td>
<td></td>
</tr>
<tr>
<td>Data in hold time</td>
<td>D% in</td>
<td>1</td>
<td>1</td>
<td>as</td>
<td></td>
</tr>
<tr>
<td>Data in setup time</td>
<td>D% e</td>
<td>1.5</td>
<td>2</td>
<td>as</td>
<td></td>
</tr>
<tr>
<td>Data out High-Z time</td>
<td>HZ (3)</td>
<td>5.5</td>
<td>5.5</td>
<td>ms</td>
<td>10</td>
</tr>
<tr>
<td></td>
<td>HZ (2)</td>
<td>7.5</td>
<td>8.0</td>
<td>ms</td>
<td>10</td>
</tr>
<tr>
<td></td>
<td>HZ (1)</td>
<td>17.0</td>
<td>17.0</td>
<td>ms</td>
<td>10</td>
</tr>
<tr>
<td>Data out Low-Z time</td>
<td>Z</td>
<td>1</td>
<td>1</td>
<td>as</td>
<td></td>
</tr>
<tr>
<td>Data out hold time</td>
<td>D% oh</td>
<td>2</td>
<td>2.5</td>
<td>as</td>
<td></td>
</tr>
</tbody>
</table>

The mapping of external memory timing to FPGA I/O delays is shown in Table 5–1. This also shows whether the minimum or maximum PCB routing delay should be used, which must be added to the FPGA delay constraints.

Table 5–1. External Memory Timing

<table>
<thead>
<tr>
<th>Memory Timing</th>
<th>FPGA Timing</th>
<th>PCB Routing</th>
</tr>
</thead>
<tbody>
<tr>
<td>Max clock to out</td>
<td>Max input delay</td>
<td>Max</td>
</tr>
<tr>
<td>Min clock to out</td>
<td>Min input delay</td>
<td>Min</td>
</tr>
<tr>
<td>Min setup</td>
<td>Max output delay</td>
<td>Max</td>
</tr>
<tr>
<td>Min hold</td>
<td>Min output delay (+ve)</td>
<td>Min</td>
</tr>
</tbody>
</table>

Note to Table 5–1:
(1) The constraint for minimum output delay is actually 0 – Min hold.
You can use the `set_input_delay` and `set_output_delay` commands to set the I/O constraints. In the following examples, a common PCB routing delay of 0.5ns ± 0.1 ns is used, which adds a 0.4 ns or 0.6 ns delay to the paths. Example 5–2 illustrates the use of these commands.

**Example 5–2.** `set_input_delay` and `set_output_delay` commands

```
set_input_delay -clock sdram_clk_pin -max [expr 5.5 + 0.6] <ports>
set_input_delay -clock sdram_clk_pin -min [expr 2.5 + 0.4] <ports>
set_output_delay -clock sdram_clk_pin -max [expr 2.0 + 0.6] <ports>
set_output_delay -clock sdram_clk_pin -min [expr 1 – (1.0 + 0.4)]<ports>
```

In this example, `<ports>` represent a list of I/O ports for the relevant constraints as shown in Example 5–3.

**Example 5–3.** `<ports>`

```
set_output_delay -clock sdram_clk_pin -max [expr 2.0 + 1.2] \
[get_ports {cas_n ras_n cs_n we_n addr[*]}]
```

You can use multiple `set_input_delay` and `set_output_delay` commands to set different delays for different I/O.

### Analyzing Tristate Bridges and Asynchronous Devices

This section discusses the timing constraints associated with the Avalon tristate bridge and asynchronous external devices, such as the CFI Flash and user tristate components. These components typically have slower performance requirements compared with the FPGA, and SOPC Builder generates logic within the interface to control timing across multiple clock cycles. You define the tristate component’s timing parameters by entering data for setup, wait, and hold times.

For the interface types previously discussed, the timing is controlled by a state machine that is generated based on setup, wait, and hold settings you specify in the component editor. Because data sheet values for the FPGA are used in calculating the timing, the constraints simply ensure the data sheet timing is met. Adding these constraints ensures that issues associated with data sheet misinterpretation and fitting problems that affect I/O timing are captured.

The TimeQuest Timing Analyzer uses constraints that are based upon the timing of the external device.

For further information on how to convert older FPGA-centric constraints into system-centric constraints, refer to *Switching to the Quartus II TimeQuest Timing Analyzer* chapter in volume 3 of the *Quartus II Handbook*.

### Analyzing DDR and DDR2 Memories

When using DDR, DDR2, or DDR3 memory with Cyclone® III, Stratix® III, and Stratix IV families, you must use the corresponding High-Performance Controller MegaCore® function. You can use the MegaWizard™ Plug-In Manager interface to parameterize these functions and generate timing constraints in the form of .sdc files. You must ensure that the constraints file associated with the MegaCore function is included in the project for timing analysis. You can add an .sdc file to the project by clicking **Add/Remove Files in Project** on the Project menu in the Quartus II software.
As these MegaCore functions make use of the `derive_pll_clocks` command, conflicts may occur if your `.sdc` file also uses these constraints.

For more design examples, refer to TimeQuest Design Examples on www.altera.com. Also, AN: 433 Constraining and Analyzing Source-Synchronous Interfaces describes source synchronous constraints for the TimeQuest Timing Analyzer.

**Referenced Documents**

This chapter references the following documents:

- AN 433: Constraining and Analyzing Source-Synchronous Interfaces
- Quartus II Incremental Compilation for Hierarchical and Team-Based Design chapter in volume 1 of the Quartus II Handbook
- Quartus II TimeQuest Timing Analyzer chapter in volume 3 of the Quartus II Handbook
- Switching to the Quartus II TimeQuest Timing Analyzer chapter in volume 3 of the Quartus II Handbook
- TimeQuest Design Examples
- TimeQuest Example: Basic SDC Example

**Document Revision History**

Table 5–2 shows the revision history for this chapter.

<table>
<thead>
<tr>
<th>Date and Document Version</th>
<th>Changes Made</th>
<th>Summary of Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>March 2009, v9.0.0</td>
<td>■ No changes to content from previous release.</td>
<td>—</td>
</tr>
<tr>
<td>November 2008, v8.1.0</td>
<td>■ No changes to content from previous release.</td>
<td>—</td>
</tr>
<tr>
<td></td>
<td>■ Changed page size to 8.5 x 11 inches</td>
<td></td>
</tr>
<tr>
<td>May 2008, v8.0.0</td>
<td>Initial release.</td>
<td>Information moved from other chapters and consolidated here.</td>
</tr>
</tbody>
</table>
Introduction

This chapter describes the SOPC Builder component editor. The component editor provides a GUI to support the creation and editing of the Hardware Component Description File (_hw.tcl) file that describes a component to SOPC Builder. You use the component editor to do the following:

- Specify the Verilog HDL or VHDL files that describe the modules in your component hardware.
- Conversely, create an HDL template for a component by first defining its interface using the HDL Files tab of the component editor.
- Specify the signals for each of the component’s interfaces, and define the behavior of each interface signal.
- Specify relationships between interfaces, such as determining which clock interface is used by a slave interface.
- Declare any parameters that alter the component structure or functionality, and define a user interface to let users parameterize instances of the component.

For information about using the component editor in a development flow, refer to the following pages on the Altera® website: SOPC Builder Component Development Flow Using the Component Editor Overview. For information about Avalon® component interfaces, refer to Avalon Component Interfaces Supported in the Component Editor Version 7.2 and Later. For examples of changes to typical Avalon interfaces, refer to Examples of Changes to Typical Avalon Interfaces for the Component Editor Version 7.2 and Later. For information about upgrading components, refer to Upgrading Your Component with SOPC Builder Component Editor Version 7.2 and Later.

For information about the use of the component editor, see the following sections:

- “Starting the Component Editor” on page 6–2.
- “HDL Files Tab” on page 6–2.
- “Signals Tab” on page 6–3.
- “Interfaces Tab” on page 6–6.
- “Component Wizard Tab” on page 6–6.
- “Saving a Component” on page 6–8.
- “Editing a Component” on page 6–8.
- “Component GUI” on page 6–8.

For more information about components, refer to the Component Interface Tcl Reference chapter in volume 4 of the Quartus II Handbook. For more information about the Avalon-MM interface, refer to the Avalon Interface Specifications.
Component Hardware Structure

The component editor creates components with the following characteristics:

- A component has one or more interfaces. Typically, an *interface* means an Avalon® Memory-Mapped (Avalon-MM) master or slave or an Avalon Streaming (Avalon-ST) source or sink. You can also specify exported component signals that appear at the top-level of the SOPC Builder system, which can be connected to logic outside the SOPC Builder system. The component editor lets you build a component with any combination of Avalon interfaces, which include:
  - Avalon-MM master and slave
  - Avalon-ST source and sink
  - Avalon-MM tristate slave
  - Interrupt sender and receiver
  - Clock input and output
  - Nios II custom instruction master and slave interfaces
  - Conduit (for exporting signals to the top level)
- Each interface is comprised of one or more signals.
- The component can represent logic that is instantiated inside the SOPC Builder system, or can represent logic outside the system with an interface to it on the generated system.

Starting the Component Editor

To start the component editor in SOPC Builder, on the File menu, click **New Component**. When the component editor starts, the **Introduction** tab displays, which describes how to use the component editor.

The component editor presents several tabs that group related settings. A message window at the bottom of the component editor displays warning and error messages.

Each tab in the component editor provides on-screen information that describes how to use the tab. Click the triangle labeled **About** at the top-left of each tab to view these instructions. You can also refer to Quartus® II online Help for additional information about the component editor.

You navigate through the tabs from left to right as you progress through the component creation process.

HDL Files Tab

The **HDL Files** tab allows you to create an SOPC Builder component from existing Verilog HDL or VHDL files, or to create an HDL template in either Verilog HDL or VHDL for a SOPC Builder component by first specifying its interfaces. The following sections describe both the bottom-up and top-down approaches to component design.
Bottom-Up Design

You can use the HDL Files tab to specify Verilog HDL or VHDL files that describe the component logic. Files are provided to downstream tools such as the Quartus II software and ModelSim® in the same order as they appear in the table.

You can also use the component editor to define the interface to components outside the SOPC Builder system. In this case, you do not provide HDL files. Instead, you use the component editor to interactively define the hardware interface.

After you specify an HDL file, the component editor analyzes the file by invoking the Quartus II Analysis and Elaboration module. The component editor analyzes signals and parameters declared for all modules in the top-level file. If the file is successfully analyzed, the component editor’s Signals tab lists all design modules in the Top Level Module list. If your HDL contains more than one module, you must select the appropriate top-level module from the Top Level Module list.

All files are managed in a single table, with options for Synth and Sim. You can select the Top option to select the top-level file for synthesis. When the top-level module is changed, the component editor performs best-effort signal matching against the existing port definitions. If a port is absent from the module, it is removed from the port list. You can use the up and down arrows to specify the HDL file analysis order.

By default, all files are added with both Synth and Sim options turned on. To add a simulation-only file, turn off the Synth option for that file. Files that turn on the Sim option are passed to ModelSim® for simulation. To add a synthesis-only file, turn off the Sim file option. You can add the .sdc file for your component using the Synth option. Only files that you mark for Synth are added to the .qip file for your project.

The component editor determines the signals on the component when only the top-level module or entity is added to the table, but all of the files required for the component must be added for the component to compile in Quartus II software or work in simulation.

Top-Down Design

The Create HDL Template button on the HDL Files tab allows you to create an HDL template for a component if you have not provided a HDL description for it. Clicking the Create HDL Template button shows you the component HDL and lets you choose between Verilog HDL and VHDL. Altera recommends that you define your signals, interfaces, parameters and basic component information, including the component name, before creating the HDL template by clicking Save. The component editor writes <component_name>.v or <component_name>.vhd to your project directory.

After you have component the component’s HDL code, you can add other files that are required to define your component, including the _hw.tcl file, and synthesis and simulation files using the Add button on the HDL Files tab.

Signals Tab

You use the Signals tab to specify the purpose of each signal on the top-level component module. If you specified a file on the HDL Files tab, the signals on the top-level module appear on the Signals tab.
The Interface list also allows creation of a new interface so that you can assign a signal to a different interface without first switching to the Interfaces tab. Each signal must belong to an interface and be assigned a legal signal type for that interface. In addition to Avalon Memory-Mapped and Streaming interfaces, components typically have clock interfaces, interrupt interfaces, and perhaps a conduit interface for exported signals.

**Naming Signals for Automatic Type and Interface Recognition**

The component editor recognizes signal types and interfaces based on the names of signals in the source HDL file, if they conform to the following naming conventions:

Signal associated with a specific interface—\(<\text{interface type}>\)\_<\text{interface name}>\_<\text{signal type}>[\_<\text{n}>]\)

For any value of \(<\text{interface name}>\) the component editor automatically creates an interface by that name, if necessary, and assigns the signal to it. The \(<\text{signal type}>\) must match one of the valid signal types for the type of interface. Refer to the *Avalon Interface Specifications* for the signal types available for each interface type. You can append \_<\text{n}>\) to indicate an active-low signal. *Table 6–1* lists the valid values for \(<\text{interface type}>\).

**Table 6–1. Valid Values for \(<\text{Interface Type}>\)**

<table>
<thead>
<tr>
<th>Value</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>avs</td>
<td>Avalon-MM slave</td>
</tr>
<tr>
<td>avm</td>
<td>Avalon-MM master</td>
</tr>
<tr>
<td>ats</td>
<td>Avalon-MM tristate slave</td>
</tr>
<tr>
<td>aso</td>
<td>Avalon-ST source</td>
</tr>
<tr>
<td>asi</td>
<td>Avalon-ST sink</td>
</tr>
<tr>
<td>cso</td>
<td>Clock output</td>
</tr>
<tr>
<td>csi</td>
<td>Clock input</td>
</tr>
<tr>
<td>coe</td>
<td>Conduit</td>
</tr>
<tr>
<td>inr</td>
<td>Interrupt receiver</td>
</tr>
<tr>
<td>ins</td>
<td>Interrupt sender</td>
</tr>
<tr>
<td>ncm</td>
<td>Nios II custom instruction master</td>
</tr>
<tr>
<td>ncs</td>
<td>Nios II custom instruction slave</td>
</tr>
</tbody>
</table>
Example 6–1 shows a Verilog HDL module declaration with signal names that infer two Avalon-MM slaves.

**Example 6–1. Verilog HDL Module With Automatically Recognized Signal Names**

```verilog
module my_slave_irq_component (
    // Signals for Avalon-MM slave port “s1” with irq
    csi_clockreset_clk; //clockreset clock interface
    csi_clockreset_reset_n; //clockreset clock interface

    avs_s1_address; //s1 slave interface
    avs_s1_read; //s1 slave interface
    avs_s1_write; //s1 slave interface
    avs_s1_writedata; //s1 slave interface
    avs_s1_readdata; //s1 slave interface
    ins_irq0_irq; //irq0 interrupt sender interface
);

    input csi_clockreset_clk;
    input csi_clockreset_reset_n;
    input [7:0]avs_s1_address;
    input avs_s1_read;
    input avs_s1_write;
    input [31:0]avs_s1_writedata;
    output [31:0]avs_s1_readdata;
    output ins_irq0_irq;

    /* Insert your logic here */
endmodule
```

**Templates for Interfaces to External Logic**

If the component does not use an HDL file to interface to external logic that is Avalon compatible, you can manually add the signals that comprise the interface to the external logic or use the Create HDL Template to generate an HDL template for the component. You connect these signals outside of the SOPC Builder system. If your component uses an Avalon interface to interface outside of SOPC Builder, you can use the Templates menu in the component editor to add typical interface signals to your signal list. There are templates for the following interfaces:

- Avalon-MM Slave
- Avalon-MM Slave with Interrupt
- Avalon-MM Master
- Avalon-MM Master with Interrupt
- Avalon-ST Source
- Avalon-ST Sink

After adding a typical Avalon interface using a template, you can add or delete signals to customize the interface.
Interfaces Tab

The *Interfaces* tab allows you to configure the interfaces on your component and specify a name for each interface. The interface name identifies the interface and appears in the SOPC Builder connection panel. The interface name is also used to uniquely identify any signals that are ports on the top-level SOPC Builder system.

The *Interfaces* tab allows you to configure the type and properties of each interface. For example, an Avalon-MM slave interface has timing parameters that you must set appropriately. The *Interfaces* tab displays waveforms that illustrate the timing that you specified. If you update the timing parameters, the waveforms automatically update to illustrate the new timing. The waveforms are available for the following interface types:

- Avalon Memory-Mapped
- Avalon Memory-Mapped tristate
- Avalon Streaming
- Interrupts

If you convert a component from a `class.ptf` to a `_hw.tcl` file, you may require three interfaces: a clock input, the Avalon slave, and an interrupt sender. A parameter in the interrupt sender must be set to reference the Avalon slave.

Component Wizard Tab

The *Component Wizard* tab provides options that affect the presentation of your new component.

Identifying Information

You can specify information that identifies the component as follows:

- Folder—Specifies the location of the component, determined by the location of the top-level HDL file.
- Class Name—Specifies the name used internally to store the component in the component library. The class name is stored in the `.sopc` file. Use the class name when saving a system that contains an instance of this component. It is also the name you use for the component type when you create a system using a `.tcl` script. If you change the class name of a component, existing `.sopc` files that use the component may break.

  SOPC builder uses the class name and version to find components. If two components with the same class name and version are available to SOPC builder at the same time, the behavior of SOPC builder is undefined.

- Display Name—Specifies the user-visible name for this component in SOPC Builder.
- Version—Specifies the version number of the component.
- Group—Specifies which group in SOPC Builder displays your component in the list of available components. If you enter a previously unused group name, SOPC Builder creates a new group by that name.
Chapter 6: Component Editor 6–7

Component Wizard Tab

- Description—Allows you to describe the component.
- Created By—Allows you to specify the author of the component.
- Icon—Allows you to place an image in the title bar of your component, in place of the MegaCore logo. The icon can be a .jpg, .gif, or .png file. The directory for the icon is relative to the directory that contains the _hw.tcl file.
- Data sheet URL—Allows you to specify a URL for the datasheet. You can use this property to specify a file on the internet or in your company’s file system. The specified file can be in either .html or .pdf format. To specify an internet file, begin your path with http://, for example: http://mydomain.com/datasheets/my_memory_controller.html. To specify a file in your company’s file system, you begin your path with file:/// for Linux and file:/// for Windows, for example: file:///company_server/datasheets/my_memory_controller.pdf. For handwritten _hw.tcl files, you can specify a relative path using the following Tcl command: set_module_property DATASHEET_URL [get_module_property MODULE_DIRECTORY]/<relative_path_to_hw.tcl>
- Parameters—Allows you to specify the parameters for creating the component, as described in the next section.

Parameters

The Parameters table allows you to specify the user-configurable parameters for the component.

If the top-level module of the component HDL declares any parameters (parameters for Verilog HD or generics for VHDL), those parameters appear in the Parameters table. The parameters are presented to you when you create or edit an instance of your component. Using the Parameters table, you can specify whether or not each parameter is user-editable.

The following rules apply to HDL parameters exposed via the component GUI:
- Editable parameters cannot contain computed expressions.
- If a parameter <N> defines the width of a signal, the signal width must be of the form <N-1>:0.
- When a VHDL component is used in a Verilog HDL SOPC Builder system, or vice versa, numeric parameters must be 32-bit decimal integers. When passing other numeric parameter types, unpredictable results occur.

Click Preview the Wizard at any time to see how the component GUI appears.

Refer to Component Interface Tcl Reference chapter in the Quartus II Handbook for detailed information about creating and displaying parameters using Tcl scripts.
Saving a Component

You can save the component by clicking Finish on any of the tabs, or by clicking Save on the File menu. Based on the settings you specify in the component editor, the component editor creates a component description file with the file name `<class-name>_hw.tcl`. The component editor saves the file in the same directory as the HDL file that describes the component’s hardware interface. If you did not specify an HDL file, you can save the component description file to any location you choose.

You can relocate component files later. For example, you could move component files into a subdirectory and store it in a central network location so that other users can instantiate the component in their systems. The `_hw.tcl` file contains relative paths to the other files, so if you move the `_hw.tcl` file you should move all the HDL and other files associated with it.

Altera recommends that you store `_hw.tcl` files for a project is in the `ip/<class-name>` directory for the project. You should store the HDL and other files in the same directory as the `_hw.tcl` file.

Editing a Component

After you save a component and exit the component editor, you can edit it in SOPC Builder. To edit a component, right-click it in the list of available components on the System Contents tab and click Edit Component.

You cannot edit components that were created outside of the component editor, such as Altera-provided components.

If you edit the HDL for a component and change the interface to the top-level module, you need to edit the component to reflect the changes you made to the HDL.

Software Assignments

You can use Tcl commands to create software assignments. You can register any software assignment that you want, as arbitrary key-value pairs. Example 6–2 shows a typical Tcl API script:

```
Example 6–2. Typical Software Assignment with Tcl API Scripting

set_module_assignment name value
set_interface_assignment name value
```

The result is that the assignments go into the `.sopcinfo` file, available for use for downstream components.

Component GUI

To edit component instance parameters, select a component in the System Contents tab of the SOPC Builder window and click Edit.
Referenced Documents

This chapter references the following documents:

■ Avalon Component Interfaces Supported in the Component Editor Version 7.2
■ Avalon Interface Specifications
■ Component Interface Tcl Reference chapter in volume 4 of the Quartus II Handbook
■ Examples of Changes to Typical Avalon Interfaces for the Component Editor Version 7.2 and Later
■ Nios II Software Developer’s Handbook
■ SOPC Builder Components chapter in volume 4 of the Quartus II Handbook
■ SOPC Builder Component Development Flow Using the Component Editor Overview
■ Upgrading Your Component with SOPC Builder Component Editor Version 7.2 and Later

Document Revision History

Table 6–2 shows the revision history for this chapter.

<table>
<thead>
<tr>
<th>Date and Document Version</th>
<th>Changes Made</th>
<th>Summary of Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>March 2009, v9.0.0</td>
<td>■ Revised description of the Create HDL Template functionality and the Templates menu.</td>
<td>Updated to reflect new functionality.</td>
</tr>
<tr>
<td></td>
<td>■ Interfaces tab now includes waveforms that illustrate timing parameters.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>■ Added reference to Component Interface Tcl Reference chapter for detailed information about defining and displaying GUI parameters.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>■ Added data sheet URL to Component Wizard tab.</td>
<td></td>
</tr>
<tr>
<td>November 2008, v8.1.0</td>
<td>■ Added information about new HDL template feature</td>
<td>—</td>
</tr>
<tr>
<td></td>
<td>■ Changed page size to 8.5 x 11 inches</td>
<td>—</td>
</tr>
<tr>
<td>May 2008, v8.0.0</td>
<td>Extensive edits to this chapter, including:</td>
<td>—</td>
</tr>
<tr>
<td></td>
<td>■ Chapter renumbered.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>■ Added new section on software assignments.</td>
<td></td>
</tr>
</tbody>
</table>

For previous versions of the Quartus II Handbook, refer to the Quartus II Handbook Archive.
7. Component Interface Tcl Reference

Introduction
You define SOPC Builder components by declaring their properties and behaviors in a Hardware Component Description File (_hw.tcl). Each _hw.tcl file represents one component instance which you can add to an SOPC Builder system. You can also share the components that you design with other designers. For your component to have maximum flexibility, you should consider what aspects of its behavior can be parameterized so that other users can change the default parameterization to address different design requirements.

An SOPC Builder component is usually composed of the following four types of files:

- _hw.tcl file—describes the SOPC Builder related characteristics, such as interface behaviors. This file is required.
- HDL files—define the component’s functionality as hardware. These files are optional.
- _sw.tcl—used by the software build tools to compile the component driver code. This file is optional.
- Component driver files—defines the component register map and driver software to allow software to control the component. These files are optional.

This chapter discusses the following topics:

- “Information in a Hardware Component Description File” on page 7–1
- “Component Phases” on page 7–2
- “Writing a Hardware Component Description File” on page 7–2
- “Overriding Default Behaviors” on page 7–9
- “Hardware Tcl Command Reference” on page 7–12

Information in a Hardware Component Description File
A typical _hw.tcl file contains the following information:

- Basic component information—includes the component’s name, version, and description, a link to its documentation, and pointers to HDL implementation files for synthesis and simulation.

- Parameter Declarations—Parameters are values that the user of your component can set that affect how the component is implemented, such as the size of a memory. Properties of each parameter include the parameter’s name, whether or not it is visible, and, if visible, the text to display when describing it. When the SOPC Builder system is generated, the parameters can be applied to the component as Verilog HDL parameters or VHDL generics.
Interface Properties—The interfaces of a component define how to connect it to the rest of the system and determine how other components in the system interact with it. When you add interfaces to a component, you declare which signals make up each interface. You also define interface properties, such as wait states for an Avalon® Memory-Mapped (Avalon-MM) interface.

Component Phases

The following section describes the distinct phases in the development of an SOPC Builder component.

Main Program—SOPC Builder first discovers a component and adds it to the component library. The _hw.tcl file is executed and the Tcl statements provide non-instance-specific information to SOPC Builder. During this phase, some component interfaces may be incompletely described and ports may have a width of 0 or -1 to indicate that they are variable.

Validation—Validation allows the component to generate error, warning, or informational messages. Validation occurs when an instance of a component is created, when its parameters are changed, or when some other property of the system is changed.

Elaboration—Elaboration occurs as SOPC Builder queries a component for its interface information. Elaboration typically occurs immediately after validation and before generation. Interfaces defined in the main program can be enabled or disabled during elaboration. Depending on the validation callback code, elaboration and validation may alternate a few times. Elaboration and validation always occur before generation. Once elaboration is complete, the component must be completely described. For example, all port widths must have positive values.

Generation—Generation creates all the information that the Quartus® II software and HDL simulator require. The required files typically include VHDL or Verilog HDL files, simulation models, timing constraints, and other information.

Editor—After an instance of your component has been added to an SOPC Builder system, allows the user of your component to edit the GUI that displays the parameterization. You can change the appearance of the default editor to make it easier to use.

Writing a Hardware Component Description File

This section provides detailed information about _hw.tcl files and describes the default behavior of a component in all five phases. The following example uses a simple UART with some simple parameterization.

Providing Basic Information

A typical _hw.tcl file first declares basic information, such as the name, location, and the files it includes. Example 7–1 provides sample Tcl code for basic component information.
The Tcl scripts shown in each example are each part of the single _hw.tcl that defines a component. String arguments must only be enclosed in quotes if they include embedded spaces.

An excellent source of information about Tcl syntax is the Tcl Developer Xchange website.

**Example 7–1.** Basic Information for _hw.tcl File

```tcl
# The name and version of the component
set_module_property NAME example_uart
set_module_property VERSION 1.0

# The name of the component to display in the library
set_module_property DISPLAY_NAME "Example Component"

# The component’s description.
set_module_property DESCRIPTION "An Example Component"

# The component library group that component belongs to
set_module_property GROUP Examples
```

**Declaring Parameters**

By including configuration parameters in your _hw.tcl file, you allow other users of your component to parameterize it differently. Component users can enter integer parameters as decimal, binary, or hexadecimal values. You can specify binary values using the b’ notation, for example: b’1111. You can specify hexadecimal values with either the 0x or ‘h prefix, for example: 0x100 or ‘h100. Example 7–2 illustrates the use of parameters that can be configured by other users of your component.

**Example 7–2.** Declaring Parameters

```tcl
# Declare Baud Rate parameter as an integer with a default value of 9600.
add_parameter BAUD_RATE int 9600

# Display this parameter as "Baud Rate" in the Parameter Editor.
set_parameter_property BAUD_RATE DISPLAY_NAME "Baud Rate (bps)"

# We only support three baud rates
set_parameter_property BAUD_RATE ALLOWED_RANGES {9600 19200 38400}
```

You can use the SYSTEM_INFO parameter property in conjunction with the set_parameter_property command to introduce custom parameters that are part of your component definition. SYSTEM_INFO requires the <info-type> argument that can take on many different values. In some cases, SYSTEM_INFO requires more than one argument. For example, when the <info-type> is ADDRESS_MAP, you must specify the Avalon-MM master whose address map you need. Example 7–3 illustrates the use of the SYSTEM_INFO parameter.

**Example 7–3.** Syntax of Tcl Command using the SYSTEM_INFO Parameter

```tcl
set_parameter_property my_parameter SYSTEM_INFO {<info-type> [<arg>]}
```
The following types of system information are defined:

- **CLOCK_RATE** (Integer or String)—Assigns a positive number which is the clock frequency in Hz to the clock input interface you specify. Assigns 0 if the clock rate is not known.

  ```tcl
  set_parameter_property <my_parameter> SYSTEM_INFO {CLOCK_RATE <my_clk>}
  ```

- **CLOCK_DOMAIN** (Integer)—Assigns an integer representing the clock domain to the parameter you specify. You can use this command to determine whether multiple interfaces in your module are on the same clock domain. The absolute value of the integer value is arbitrary, but if two interfaces are on the same clock domain, the `CLOCK_DOMAIN` value is guaranteed to be the same and greater than zero.

  ```tcl
  set_parameter_property <my_parameter> SYSTEM_INFO {CLOCK_DOMAIN <my_clk>}
  ```

- **RESET_DOMAIN** (Integer)—Assigns an integer representing the reset domain to the parameter you specify. You can use this command to determine whether multiple interfaces in your module are on the same reset domain. The absolute value of the integer value is arbitrary, but if two interfaces are on the same reset domain, the `RESET_DOMAIN` value is guaranteed to be the same and greater than zero.

  ```tcl
  set_parameter_property <my_parameter> SYSTEM_INFO {RESET_DOMAIN <my_reset>}
  ```

- **ADDRESS_WIDTH** (Integer)—Assigns an integer to the parameter that you specify that is the number of bits an Avalon-MM master must drive to address all of its slaves, using byte addresses.

  ```tcl
  set_parameter_property <my_parameter> SYSTEM_INFO {ADDRESS_WIDTH <my_avalon-mm_master>}
  ```

- **ADDRESS_MAP** (String)—Assigns an XML formatted string describing the address map to the parameter you specify.

  ```tcl
  set_parameter_property <my_parameter> SYSTEM_INFO {ADDRESS_MAP <my_avalon-mm_master>}
  ```

The XML code describing each slave includes, its name, start address, and end address + 1. Figure 7–1 shows a portion of an SOPC Builder system with three Avalon-MM slave devices.

**Example 7–4** shows the XML that describes the address map for the Avalon-MM master that accesses these slaves. The format of the XML string provided may differ from that described here, it may have different white space between the elements and could include additional attributes or elements.
Altera recommends that you use the code provided in the description of “decode_address_map” on page 7–24 to enumerate over the components within an address map, rather than writing your own parser.

Example 7–4. Address Map for an Avalon-MM Master

```xml
<address-map>
    <slave name='ext_ssram' start='0x01000000' end='0x01200000' /> 
    <slave name='sys_clk_timer' start='0x02120800' end='0x02120820' /> 
    <slave name='sysid' start='0x021208B8' end='0x021208C0' />
</address-map>
```

**MAX_SLAVE_DATA_WIDTH (Integer)**—Assigns an integer to the parameter you specify that is the data width of the widest slave connected to the specified Avalon-MM master.

```tcl
set_parameter_property <my_parameter> SYSTEM_INFO {MAX_SLAVE_DATA_WIDTH <my_avalon_mm_master>}
```

**INTERRUPTS_USED (Integer or String)**—Creates a mask indicating which bits of the interrupt receiver vector are connected to an interrupt sender. This mask is assigned to the parameter you specify. You can use this interrupt mask to optimize logic that handles interrupts.

```tcl
set_parameter_property <my_parameter> SYSTEM_INFO {INTERRUPTS_USED <my_interrupt_receiver>}
```

**DEVICE_FAMILY (String)**—Assigns the family name (not the specific device part number) of the currently selected device to the parameter you specify.

```tcl
set_parameter_property <my_parameter> SYSTEM_INFO {DEVICE_FAMILY}
```

**DEVICE_FEATURES (String)**—Creates a list of key/value pairs delineated by spaces indicating whether a particular device feature is available in the currently selected device family. The format of the list is suitable for passing to the Tcl array set command. This list is assigned to the parameter you specify. The following features are supported: M512_MEMORY, M4K_MEMORY, M9K_MEMORY, M144K_MEMORY, MGRAM_MEMORY, MLAB_MEMORY, ESB, DSP, and EMUL.

```tcl
set_parameter_property <my_parameter> SYSTEM_INFO {DEVICE_FEATURES}
```
Declaring Interfaces

Most components require a clock input interface. To declare an interface, declare its properties and indicate which signals belong to it. For components with HDL files, `quartus_map` determines each port’s direction and width. The interface declaration statement includes the name of the interface, the interface direction, and the clock interface with which it is associated. For interfaces that aren’t associated with clocks (such as clock interfaces themselves), omit the associated clock interface, or use the word `asynchronous`. Example 7–5 illustrates interface declaration.

Example 7–5. Declare Interfaces

```
# Declare the clock sink interface, "clock_sink", type=clock, direction=sink
add_interface clock_sink clock sink

# The clock interface has two signals, named "clk" and "reset_n" of types "clk" "reset_n"
add_interface_port clock_sink clk clk input 1
add_interface_port clock_sink reset_n reset_n input 1

# Declare the Avalon slave interface, name=avalon_slave_0, type=avalon, direction=slave,
# associated with the clock_sink clock interface.
add_interface avalon_slave_0 avalon slave clock_sink

# Set a number of properties about the Avalon Slave interface
set_interface_property avalon_slave_0 writeWaitTime 0
set_interface_property avalon_slave_0 addressAlignment DYNAMIC
set_interface_property avalon_slave_0 readWaitTime 1
set_interface_property avalon_slave_0 readLatency 0

# Declare all the signals that belong to my Avalon Slave interface
add_interface_port avalon_slave_0 my_readdata readdata output 8
add_interface_port avalon_slave_0 my_read read input 1
add_interface_port avalon_slave_0 my_write write input 1
add_interface_port avalon_slave_0 my_waitrequest waitrequest output 1
add_interface_port avalon_slave_0 my_address address input 24
add_interface_port avalon_slave_0 my_writedata writedata input 8
```

Adding Files and Guiding Generation

Component description files typically provide all of the information required for generation and downstream tools, identifying the files used by the component such as HDL files and `.sdc` constraint files. You also identify which of the added files is the top-level HDL file and specify which verilog module or VHDL entity within that file is the top-level module for the component. Example 7–6 illustrates the files that are typically required for generation and downstream tools.

Example 7–6. Add Files

```
# Add the HDL file to the component, to be used for synthesis and simulation.
add_file simple_uart.v {SYNTHESIS SIMULATION}

# Add the Timequest file with Quartus timing constraints.
add_file simple_uart.sdc SDC

# Add top-level HDL file that describes the component, name of the top-level module/entity
set_module_property TOP_LEVEL_HDL_FILE simple_uart.v
set_module_property TOP_LEVEL_HDL_MODULE simple_uart
```
Default Behaviors

The _hw.tcl file described in the previous section has default behaviors during the validation, elaboration, generation, and editor phases. These default behaviors apply to instances of a component. This section describes the default SOPC Builder behaviors for each of these phases. To override these default behaviors, refer to “Overriding Default Behaviors” on page 7–9.

Validation Phase Behavior

SOPC Builder’s default validation checks each parameter value against its ALLOWED_RANGES property. If the values specified are outside the allowed ranges, an error message displays.

The ALLOWED_RANGES property of each parameter is a list of ranges that the parameter can take on, where each range is a single value, or a range of values defined by a start and end value separated by a colon. Table 7–1 shows some examples of values the ALLOWED_RANGES property can take.

<table>
<thead>
<tr>
<th>ALLOWED_RANGES</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>{a b c}</td>
<td>a or b or c</td>
</tr>
<tr>
<td>{1 2 4 8 16}</td>
<td>1, 2, 4, 8, or 16.</td>
</tr>
<tr>
<td>1:3</td>
<td>1 through 3, inclusive</td>
</tr>
<tr>
<td>{1 2 3 7:10}</td>
<td>1, 2, 3, or 7 through 10 inclusive</td>
</tr>
</tbody>
</table>

Elaboration Phase Behavior

SOPC Builder’s default elaboration process calls quartus_map to determine the correct port widths. Because calling quartus_map can be slow, you can set the AFFECTS_ELABORATION property to false for parameters which do not affect port widths, this will prevent re-elaboration when one of these parameters changes.

Generation Phase Behavior

SOPC Builder’s default generation does one of the following:

- If the component defines the TOP_LEVEL_HDL_MODULE property, SOPC Builder creates a Verilog HDL or VHDL wrapper module to instantiate the top-level module and applies the parameters as selected by the user of your component. SOPC Builder does not apply parameters in the wrapper if they are not declared in the underlying HDL file.

  or

- If the component does not define the TOP_LEVEL_HDL_MODULE property, but instead sets the INSTANTIATE_IN_SYSTEM_MODULE_module property to false, the module is not instantiated inside the SOPC Builder system and a wrapper file is not created. Rather, the interface to the module is exported to the top-level of the SOPC Builder system, and the module must be connected outside the system.
Editor Phase Behavior

SOPC Builder’s default editor phase behavior is to use all of the parameter definitions to display the parameterization GUI. The properties of the parameters guide SOPC Builder when it builds the default GUI. Table 7–4 on page 7–20 lists the properties of parameters.

You can place parameters in logical groups and provide images to create a custom GUI for your component. Example 7–7 defines four parameters and illustrates the use of the add_display_item command and the DISPLAY_HINT and ALLOWED_RANGES parameters.

Example 7–7. Defining and Customizing GUI Parameters

```tcl
# provide an icon for the sound group
add_display_item icon Speaker speaker-image speaker.png
add_parameter sound string 0 0
add_parameter volume_control boolean 0 0
add_parameter separate_control string 0 0

# Setup DISPLAY_NAMES for the parameters
set_parameter_property sound DISPLAY_NAME Audio
set_parameter_property volume_control DISPLAY_NAME "Include Volume Control Interface"
set_parameter_property separate_control DISPLAY_NAME "Treble/Bass Controls"

# Display all parameters in the Speaker group
add_display_item parameter Speaker sound
add_display_item parameter Speaker volume_control
add_display_item parameter Speaker separate_control

# There are 4 choices for the sound parameter.
# Strings with internal spaces require double quotes
set_parameter_property sound allowed_ranges {"0:No Audio" 1:Monophonic 2:Stereo 4:Quadraphonic}
set_parameter_property separate_control allowed_ranges {"No Control" "Single Control" "Dual Controls"}

# Specify how parameters should be displayed
set_parameter_property volume_control DISPLAY_HINT boolean
set_parameter_property separate_control DISPLAY_HINT radio
```

Figure 7–2 shows the GUI that the Tcl commands in Example 7–4 produces.

Figure 7–2. Parameter GUI for Audio Component
Overriding Default Behaviors

You can override each of the default behaviors by using callbacks. This section explains how to write callback procedures for each phase of component development.

Validation Callback

You can use the validation callback to provide validation that extends beyond the default range checking. A validation callback is defined by setting the VALIDATION_CALLBACK module property to be the name of the validation callback procedure, as shown in Example 7–8. This validation procedure displays an error if you select a baud rate of 38400 and odd parity.

You can also use the validation callback to set the value of derived parameters. Derived parameters are parameters that are derived from other parameters; their values are not editable and are not saved in the system-on-a-programmable-chip (.sopc) file. You indicate that a parameter is derived by setting the parameter’s DERIVED property to true. In Example 7–8 BAUDRATE_PRESCALE is a derived parameter whose value is 1/16 of the value of the BAUDRATE parameter.

Example 7–8. Custom Validation Callback Function

```tcl
# Declare the validation callback.
# Declare the validation callback.
set_module_property VALIDATION_CALLBACK my_validation_callback

# Add the BAUDRATE_PRESCALE parameter
add_parameter BAUDRATE_PRESCALE int 600
set_parameter_property BAUDRATE_PRESCALE DERIVED true

# Add the PARITY parameter
add_parameter PARITYd string ODD
set_parameter_property PARITY ALLOWED_RANGES {EVEN ODD}

# The validation callback
proc my_validation_callback {} {
    # Get the current value of parameters we care about
    set br [get_parameter_value BAUD_RATE]
    set p [get_parameter_value PARITY]
    # Display an error for invalid combinations.
    if {($br==38400) && ($p=="ODD")} {
        send_message warning "Odd parity at 38400 bps is not supported."
    }
    # Set the value of our derived parameter
    set bp [expr $br / 16]
    set_parameter_value BAUDRATE_PRESCALE $bp
} ```
Elaboration Callback

You can use an elaboration callback to change interface properties or add new interfaces as a function of parameter values. You define an elaboration callback by setting the ELABORATION_CALLBACK module property to the name of the elaboration callback function, as shown in Example 7–9. You can enable and disable interfaces from the elaboration callback if they are only needed for some parameterizations of the component. Example 7–9 shows how an Avalon-MM slave interface can be included in an instance of the component, based on the USE_STATUS_INTERFACE parameter.

The elaboration callback is not allowed to use parameters marked as AFFECTS_ELABORATION=false. It will not be called if such a parameter is changed.

Example 7–9. Elaboration Callback

```tcl
# Declare the callback.
set_module_property ELABORATION_CALLBACK my_elaboration_callback
# Add the USE_STATUS_INTERFACE parameter
add_parameter USE_STATUS_INTERFACE boolean
# Declare the status slave interface
add_interface_status_slave avalon slave clock_sink
set_interface_property status_slave enabled false
# The elaboration callback
proc my_elaboration_callback {} {
    # Get the current value of parameters we care about
    set use_status [get_parameter_value USE_STATUS_INTERFACE]
    # Optionally add an interface
    if { $use_status } {
        set_interface_property status_slave enabled false
        # Set interface properties
        set_interface_property status_slave writeWaitTime 0
        set_interface_property status_slave readWaitTime 1
        # Declare signals
        add_interface_port status_slave st_readdata readdata output 16
        add_interface_port status_slave st_read read input 1
        add_interface_port status_slave st_write write input 1
        add_interface_port status_slave st_waitrequest waitrequest output 1
        add_interface_port status_slave st_address address input 24
        add_interface_port status_slave st_writedata writedata input 16
    }
}
```

Generation Callback

If you define a generation callback, SOPC Builder does not generate an HDL wrapper file to apply parameter values to your component. Instead, it calls the generation callback you defined during the generation phase, allowing the component to programmatically generate its HDL. A generation callback is defined by setting the GENERATION_CALLBACK module property to be the name of the generation callback function, as Example 7–10 illustrates.
Generation callbacks typically retrieve the current value of the component’s parameters and the generation properties that guide the generation process, and then generate the HDL files and supporting files in Tcl or by calling an external program. The callback procedure also reports the required files to SOPC Builder with the add_files command. Any files added in the generation callback are in addition to the files added in the main body of the _hw.tcl file.

The generation callback must write <output_name.v> for Verilog or <output_name.vhd> for VHDL to the specified <output_directory>. This file is a parameterized instance of the component. Other supporting files, such as .hex files to initialize memory, may be written to <output_directory>. These file names must begin with <output_name>. If the supporting files are the same for all parameterizations of the component, you add them from the main program rather than the generation callback. If your system includes multiple instantiations of a component with different parameterizations, you must add the supporting files from the main program to prevent failures.

Example 7–10. Generation Callback Example

```tcl
set_module_property GENERATION_CALLBACK my_generate

# My generation method
proc my_generate {} {
    send_message info "Starting Generation"

    # get generation settings
    set language [get_generation_property HDL_LANGUAGE]
    set outdir [get_generation_property OUTPUT_DIRECTORY ]
    set outputname [get_generation_property OUTPUT_NAME ]

    # get parameter values
    set p1 [get_parameter_value PARAMETER_ONE]
    set csr [get_parameter_value CSR_ENABLED]

    # Do HDL generation with perl
    # add_file creates files relative to the _hw.tcl directory; therefore specify $outdir
    # for synthesis and simulation files
    exec perl my_generate.pl lang=$language dir=$outdir name=$outputname p1=$p1 csr=$csr
    add_file ${outdir}${outputname}.v SYNTHESIS
    add_file ${outdir}${outputname}_sim.v SIMULATION
}
```

Editor Callback

You can use the editor callback procedure to override the parameterization GUI. An editor callback is defined by setting the EDITOR_CALLBACK module property to the name of your editor callback procedure, as shown in the Example 7–11. If the editor callback is defined, SOPC Builder calls the editor callback any time the parameterization GUI is displayed, typically when the component is added to a system or updated after it is in the system.

To display your custom GUI, the editor callback must call another program. Typically, an editor callback provides the current parameter values to your program via the command line and collects the new parameter values via stdout. The editor callback then uses the set_parameter_value command to update SOPC Builder with the new parameter values.
The editor callback returns one of the following three values:

- **OK**—indicates that the results of the edit should be applied.
- **CANCEL**—indicates that the system should revert to the state it was in before the editor callback was called.
- **ERROR**—indicates that the GUI was unable to launch. An appropriate error message should be displayed.

If no value is returned, **OK** is assumed.

**Example 7–11. Editor Callback**

```tcl
set_module_property EDITOR_CALLBACK my_editor
# Define Module parameters.
add_parameter PARAMETER_ONE integer 32 "A parameter"
add_parameter CSR_ENABLED boolean true "Enable CSR interface"
# My editor method
proc my_editor {} {
    # get parameter values
    set p1 [get_parameter_value PARAMETER_ONE]
    set csr [get_parameter_value CSR_ENABLED]
    # Display UI, populated with current parameter values.
    # The stdout returned by the UI program includes the new parameter values.
    set result = [exec my_component_ui.exe p1=$p1 csr=$csr]
    # Use the fictional "parse_for_new_value" procedure to parse the returned text for the
    # new parameter values.
    set p1 [parse_for_new_value $result p1]
    set csr [parse_for_new_value $result csr]
    # Return the new parameter values to SOPC Builder
    set_parameter_value PARAMETER_ONE $p1
    set_parameter_value CSR_ENABLED $csr
    return OK
}
```

**Hardware Tcl Command Reference**

This section provides a reference for all hardware Tcl commands, as follows:

- “Module Definition” on page 7–14
- “Parameters” on page 7–19
- “Interfaces and Ports” on page 7–25
- “get_interface_assignment” on page 7–30

The description of each command indicates during which phases it is available: in the main body of the program (main), or during the validation, elaboration, generation, and editor callback phases, or any combination. Table 7–2 summarizes the commands and provides a reference to the full description.
Table 7–2. Command Summary  *(Note 1)*  (Part 1 of 2)

<table>
<thead>
<tr>
<th>Command</th>
<th>Full Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Module Definition</strong></td>
<td></td>
</tr>
<tr>
<td>get_module_properties</td>
<td>page 7–14</td>
</tr>
<tr>
<td>get_module_property &lt;propertyName&gt;</td>
<td>page 7–15</td>
</tr>
<tr>
<td>set_module_property &lt;propertyName&gt; &lt;propertyValue&gt;</td>
<td>page 7–16</td>
</tr>
<tr>
<td>get_module_ports</td>
<td>page 7–16</td>
</tr>
<tr>
<td>get_module_assignment &lt;moduleName&gt;</td>
<td>page 7–16</td>
</tr>
<tr>
<td>set_module_assignment &lt;moduleName&gt; [value]</td>
<td>page 7–17</td>
</tr>
<tr>
<td>add_file filename [&lt;fileProperties&gt; ...]</td>
<td>page 7–17</td>
</tr>
<tr>
<td>get_files</td>
<td>page 7–18</td>
</tr>
<tr>
<td>get_file_property &lt;filename&gt; &lt;propertyName&gt;</td>
<td>page 7–18</td>
</tr>
<tr>
<td>set_file_property &lt;filename&gt; &lt;propertyName&gt; &lt;propertyValue&gt;</td>
<td>page 7–18</td>
</tr>
<tr>
<td>send_message &lt;messageLevel&gt; &lt;messageText&gt;</td>
<td>page 7–19</td>
</tr>
<tr>
<td><strong>Parameters</strong></td>
<td></td>
</tr>
<tr>
<td>add_parameter &lt;parameterName&gt; &lt;parameterType&gt; [&lt;defaultValue&gt; &lt;description&gt;]</td>
<td>page 7–22</td>
</tr>
<tr>
<td>get_parameters</td>
<td>page 7–22</td>
</tr>
<tr>
<td>get_parameter_properties</td>
<td>page 7–19</td>
</tr>
<tr>
<td>get_parameter_property &lt;parameterName&gt; &lt;propertyName&gt;</td>
<td>page 7–23</td>
</tr>
<tr>
<td>set_parameter_property &lt;parameterName&gt; &lt;propertyName&gt; &lt;value&gt;</td>
<td>page 7–23</td>
</tr>
<tr>
<td>get_parameter_value &lt;parameterName&gt;</td>
<td>page 7–23</td>
</tr>
<tr>
<td>set_parameter_value &lt;parameterName&gt; &lt;value&gt;</td>
<td>page 7–24</td>
</tr>
<tr>
<td>decode_address_map &lt;address_map_XML_string&gt;</td>
<td>page 7–24</td>
</tr>
<tr>
<td>add_display_item &lt;groupName&gt; &lt;id&gt; &lt;type&gt; [&lt;additionalInfo&gt;</td>
<td>page 7–24</td>
</tr>
<tr>
<td><strong>Interfaces and Ports</strong></td>
<td></td>
</tr>
<tr>
<td>add_interface &lt;interfaceName&gt; &lt;interfaceType&gt; &lt;direction&gt; [&lt;associatedClock&gt;]</td>
<td>page 7–26</td>
</tr>
<tr>
<td>get_interfaces</td>
<td>page 7–26</td>
</tr>
<tr>
<td>get_interface_properties &lt;interfaceName&gt;</td>
<td>page 7–27</td>
</tr>
<tr>
<td>get_interface_property &lt;interfaceName&gt; &lt;propertyName&gt;</td>
<td>page 7–27</td>
</tr>
<tr>
<td>set_interface_property &lt;interfaceName&gt; &lt;propertyName&gt; &lt;value&gt;</td>
<td>page 7–27</td>
</tr>
<tr>
<td>add_interface_port &lt;interfaceName&gt; &lt;portName&gt; &lt;portRole&gt; [&lt;direction&gt; &lt;width&gt;]</td>
<td>page 7–28</td>
</tr>
<tr>
<td>get_interface_ports &lt;interfaceName&gt;</td>
<td>page 7–28</td>
</tr>
<tr>
<td>get_port_properties</td>
<td>page 7–29</td>
</tr>
<tr>
<td>get_port_property &lt;portName&gt; &lt;propertyName&gt;</td>
<td>page 7–29</td>
</tr>
<tr>
<td>set_port_property &lt;portName&gt; &lt;propertyName&gt; [&lt;value&gt;]</td>
<td>page 7–30</td>
</tr>
<tr>
<td>get_interface_assignment &lt;interfaceName&gt; &lt;name&gt;</td>
<td>page 7–30</td>
</tr>
<tr>
<td>set_interface_assignment &lt;interfaceName&gt; &lt;name&gt; [&lt;value&gt;]</td>
<td>page 7–31</td>
</tr>
<tr>
<td><strong>Generation</strong></td>
<td></td>
</tr>
</tbody>
</table>
Module Definition

This section provides information about the commands that you use to define and query a module.

get_module_properties

This command returns the names of all the available module properties as a list of strings. You can use the `get_module_property` and `set_module_property` commands to get and set values of individual properties. The value returned by this command is always the same for a particular version of SOPC Builder.

Table 7–3 lists the available module properties, their use, and the phases in which they can be set.

Table 7–3. Module Properties (Part 1 of 2)

<table>
<thead>
<tr>
<th>Property Name</th>
<th>Property Type</th>
<th>Can Be Set</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>NAME</td>
<td>String</td>
<td>Main program</td>
<td>The name of the module, such as <code>my_sopc_component</code>.</td>
</tr>
<tr>
<td>DISPLAY_NAME</td>
<td>String</td>
<td>Main program</td>
<td>The name to display when referencing the module, such as “My SOPC Component.”</td>
</tr>
<tr>
<td>VERSION</td>
<td>String</td>
<td>Main program</td>
<td>The module’s version, such as 8.0.</td>
</tr>
<tr>
<td>AUTHOR</td>
<td>String</td>
<td>Main program</td>
<td>The module’s author.</td>
</tr>
<tr>
<td>DESCRIPTION</td>
<td>String</td>
<td>Main program</td>
<td>The description of the module, such as “Example SOPC Builder Module.”</td>
</tr>
<tr>
<td>GROUP</td>
<td>String</td>
<td>Main program</td>
<td>The component group that the module belongs to, such as “Example Components.”</td>
</tr>
<tr>
<td>ICON_PATH</td>
<td>String</td>
<td>Main program</td>
<td>A path to an icon to display in the module’s parameter editor.</td>
</tr>
</tbody>
</table>
Table 7–3. Module Properties (Part 2 of 2)

<table>
<thead>
<tr>
<th>Property Name</th>
<th>Property Type</th>
<th>Can Be Set</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>DATASHEET_URL</td>
<td>String</td>
<td>Main program</td>
<td>A path to the module’s data sheet, for example: <a href="http://www.mydomain.com/my_memory_controller.html">http://www.mydomain.com/my_memory_controller.html</a>.</td>
</tr>
<tr>
<td>EDITABLE</td>
<td>Boolean</td>
<td>Main program</td>
<td>Indicates if the component is editable in the component editor.</td>
</tr>
<tr>
<td>MODULE_TCL_FILE</td>
<td>String</td>
<td>Can only be read, not set</td>
<td>The path to the _hw.tcl file. When possible, all other files should be specified relative to the _hw.tcl file.</td>
</tr>
<tr>
<td>MODULE_DIRECTORY</td>
<td>String</td>
<td>Can only be read, not set</td>
<td>The directory containing the _hw.tcl file.</td>
</tr>
<tr>
<td>TOP_LEVEL_HDL_FILE</td>
<td>String</td>
<td>Main program</td>
<td>Indicates which of the files added by the add_file command contains the module’s top-level HDL.</td>
</tr>
<tr>
<td>TOP_LEVEL_HDL_MODULE</td>
<td>String</td>
<td>Main program</td>
<td>Indicates the name of the top-level module which must be defined in the module’s top-level HDL file.</td>
</tr>
<tr>
<td>INSTANTIATE_IN_SYSTEM_MODULE</td>
<td>Boolean</td>
<td>Main program</td>
<td>When false, the instances of the module are not included in the generated system interconnect fabric. Instead, interfaces to the module are exported out of the top-level of the SOPC Builder system.</td>
</tr>
<tr>
<td>VALIDATION_CALLBACK</td>
<td>String</td>
<td>Main program</td>
<td>The name of the validation callback. The default validation is used if this property is not set.</td>
</tr>
<tr>
<td>EDITOR_CALLBACK</td>
<td>String</td>
<td>Main program</td>
<td>The name of the editor callback. The default parameterization UI is called if this property is not set.</td>
</tr>
<tr>
<td>ELABORATION_CALLBACK</td>
<td>String</td>
<td>Main program</td>
<td>The name of the elaboration callback. The default elaborations used if this property is not set.</td>
</tr>
<tr>
<td>GENERATION_CALLBACK</td>
<td>String</td>
<td>Main program</td>
<td>The name of the generation callback. The default generation is used if this property is not set.</td>
</tr>
</tbody>
</table>

**get_module_property**

This command returns the value of a single module property.

<table>
<thead>
<tr>
<th>get_module_property</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Callback availability</strong></td>
</tr>
<tr>
<td><strong>Usage</strong></td>
</tr>
<tr>
<td><strong>Returns</strong></td>
</tr>
<tr>
<td><strong>Arguments</strong></td>
</tr>
<tr>
<td><strong>Example</strong></td>
</tr>
</tbody>
</table>
set_module_property

This command allows you to set the values for module properties.

<table>
<thead>
<tr>
<th>Callback availability</th>
<th>Main program</th>
</tr>
</thead>
<tbody>
<tr>
<td>Usage</td>
<td>set_module_property &lt;propertyName&gt; &lt;propertyValue&gt;</td>
</tr>
<tr>
<td>Returns</td>
<td>None</td>
</tr>
<tr>
<td>Arguments</td>
<td>propertyName</td>
</tr>
<tr>
<td></td>
<td>propertyValue</td>
</tr>
<tr>
<td>Example</td>
<td>set_module_property VERSION 8.0</td>
</tr>
</tbody>
</table>

get_module_ports

This command returns a list of the names of all the ports which are currently defined.

<table>
<thead>
<tr>
<th>Callback availability</th>
<th>Main, validation, elaboration, generation, and editor</th>
</tr>
</thead>
<tbody>
<tr>
<td>Usage</td>
<td>get_module_ports</td>
</tr>
<tr>
<td>Returns</td>
<td>List of strings</td>
</tr>
<tr>
<td>Arguments</td>
<td>none (The ports are implicitly those for the current module.)</td>
</tr>
<tr>
<td>Example</td>
<td>get_module_ports</td>
</tr>
</tbody>
</table>

get_module_assignment

This command returns the value of the specified argument. You can use the get_module_assignment and set_module_assignment and the get_interface_assignment and set_interface_assignment commands to transfer information about hardware components to embedded software tools and applications.


<table>
<thead>
<tr>
<th>Callback availability</th>
<th>Main and validation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Usage</td>
<td>get_module_assignment &lt;name&gt;</td>
</tr>
<tr>
<td>Returns</td>
<td>String</td>
</tr>
<tr>
<td>Arguments</td>
<td>name</td>
</tr>
<tr>
<td>Example</td>
<td>get_module_assignment embedded.sw.CMacro.colorSpace</td>
</tr>
</tbody>
</table>
set_module_assignment

This command sets the value of the specified argument.

<table>
<thead>
<tr>
<th>set_module_assignment</th>
</tr>
</thead>
<tbody>
<tr>
<td>Callback availability</td>
</tr>
<tr>
<td>Usage</td>
</tr>
<tr>
<td>Returns</td>
</tr>
<tr>
<td>Arguments</td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td>Example</td>
</tr>
</tbody>
</table>

add_file

This command adds a synthesis, simulation, or TimeQuest constraints file to the module. Files added in the main program cannot be removed. Adding files in the generation callback allows the included files to be a function of the parameter set or to be a result of generation. Files added in callbacks are in addition to any files added in the main program.

<table>
<thead>
<tr>
<th>add_file</th>
</tr>
</thead>
<tbody>
<tr>
<td>Callback availability (1)</td>
</tr>
<tr>
<td>Returns</td>
</tr>
<tr>
<td>Arguments</td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td>Example</td>
</tr>
</tbody>
</table>

Note:
(1) Beginning in version 9.1 of SOPC Builder, the add_file command will be restricted to main and generation callbacks.
get_files

This command returns a list of all the files that have been added to the module.

<table>
<thead>
<tr>
<th>get_files</th>
</tr>
</thead>
<tbody>
<tr>
<td>Callback availability</td>
</tr>
<tr>
<td>Usage</td>
</tr>
<tr>
<td>Returns</td>
</tr>
<tr>
<td>Arguments</td>
</tr>
<tr>
<td>Example</td>
</tr>
</tbody>
</table>

get_file_property

This command returns the value of a single file property. The file name passed as an argument can be a partial as long as it is unique. For example, if the full file name is /components/my_file.v, my_file.v is sufficient.

<table>
<thead>
<tr>
<th>get_file_property</th>
</tr>
</thead>
<tbody>
<tr>
<td>Callback availability</td>
</tr>
<tr>
<td>Usage</td>
</tr>
<tr>
<td>Returns</td>
</tr>
<tr>
<td>Arguments</td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td>Example</td>
</tr>
</tbody>
</table>

set_file_property

This command sets the value of a single file property. The file name passed to the function can be a partial file name as long as it is unique. For example, if the full file name is /components/my_file.v, my_file.v is sufficient. The available properties are described in the add_files command.

<table>
<thead>
<tr>
<th>set_file_property</th>
</tr>
</thead>
<tbody>
<tr>
<td>Callback availability</td>
</tr>
<tr>
<td>Usage</td>
</tr>
<tr>
<td>Returns</td>
</tr>
<tr>
<td>Arguments</td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td>Example</td>
</tr>
</tbody>
</table>
**send_message**

This command sends a message to the user of the component.

<table>
<thead>
<tr>
<th><strong>Callback availability</strong></th>
<th>Main, validation, elaboration, generation, and editor</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Usage</strong></td>
<td>send_message <code>&lt;messageLevel&gt;</code> <code>&lt;messageText&gt;</code></td>
</tr>
<tr>
<td><strong>Returns</strong></td>
<td>None</td>
</tr>
<tr>
<td><strong>Arguments</strong></td>
<td>messageLevel: The following 4 message levels are supported:</td>
</tr>
<tr>
<td></td>
<td>- <strong>Error</strong>—provides an error message. The SOPC Builder system cannot be generated while there are error messages.</td>
</tr>
<tr>
<td></td>
<td>- <strong>Warning</strong>—provides a warning message.</td>
</tr>
<tr>
<td></td>
<td>- <strong>Info</strong>—provides an informational message.</td>
</tr>
<tr>
<td></td>
<td>- <strong>Debug</strong>—provides messages when debug mode is enabled.</td>
</tr>
<tr>
<td>messageText: The text of the message</td>
<td></td>
</tr>
</tbody>
</table>

**Example**

send_message Error "param1 must be greater than param2."

---

**Parameters**

Parameters allow users of your component to affect its operation in the same manner as Verilog HDL parameters or VHDL generics.

**get_parameter_properties**

This command returns a list of all the available parameter properties as a list of strings. The `get_parameter_property` and `set_parameter_property` commands are used to get and set the values of these properties, respectively.

<table>
<thead>
<tr>
<th><strong>Callback availability</strong></th>
<th>Main, validation, elaboration, generation, and editor</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Usage</strong></td>
<td>get_parameter_properties</td>
</tr>
<tr>
<td><strong>Returns</strong></td>
<td>List of parameter property names</td>
</tr>
<tr>
<td><strong>Arguments</strong></td>
<td>None</td>
</tr>
<tr>
<td><strong>Example</strong></td>
<td>set property_summary [get_parameter_properties]</td>
</tr>
</tbody>
</table>
Table 7–4 describes the properties available to describe the behaviors of each of the parameters you can specify, their use, and when they can be set.

### Table 7–4. Parameter Properties  (Part 1 of 2)

<table>
<thead>
<tr>
<th>Property Name</th>
<th>Property Type</th>
<th>Can Be Set</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>DISPLAY_NAME</td>
<td>String</td>
<td>Main program</td>
<td>The text string to use when displaying the parameter.</td>
</tr>
<tr>
<td>ALLOWED_RANGES</td>
<td>String</td>
<td>Main program</td>
<td>Indicates the range or ranges that the parameter value can have. For integers, the ALLOWED_RANGES property is a list of ranges that the parameter can take on, where each range is a single value, or a range of values defined by a start and end value separated by a colon, such as 11:15. This property can also specify legal values and display strings for integers, such as {0:None 1:Monophonic 2:Stereo 4:Quadrophonic} meaning 0,1,2,4 are the legal values. Refer to Example 7–7 and Figure 7–2 for examples illustrating the use of this property.</td>
</tr>
<tr>
<td>GROUP</td>
<td>String</td>
<td>Main program</td>
<td>The group in which to display the parameter. This property is deprecated. Use add_display_item instead.</td>
</tr>
<tr>
<td>IS_HDL_PARAMETER</td>
<td>Boolean</td>
<td>Main program</td>
<td>When true, the parameter must be passed to the HDL component description. The default value is false if there is a generation callback. Or, its value is calculated by analyzing the HDL if you have specified a top-level HDL file.</td>
</tr>
<tr>
<td>AFFECTS_ELABORATION</td>
<td>Boolean</td>
<td>Main program</td>
<td>Set AFFECTS_ELABORATION to false for parameters that do not affect the external interface of the module. An example of a parameter that does not affect the external interface is isNonVolatileStorage. An example of a parameter that does affect the external interface is width. When the value of a parameter changes, if that parameter has set AFFECTS_ELABORATION=false, the elaboration phase (calling the callback or hardware analysis) is not repeated, improving performance. Because the default value of AFFECTS_ELABORATION is true, the provided HDL file is normally re-analyzed to determine the new port widths and configuration every time a parameter changes.</td>
</tr>
<tr>
<td>VISIBLE</td>
<td>Boolean</td>
<td>Main program, validation callback</td>
<td>Indicates whether or not to display the parameter in the parameterization GUI.</td>
</tr>
<tr>
<td>ENABLED</td>
<td>Boolean</td>
<td>Main program, validation callback</td>
<td>When false, the parameter is disabled, meaning that it is displayed, but greyed out indicating that it is not editable, on the parameterization GUI.</td>
</tr>
<tr>
<td>DERIVED</td>
<td>Boolean</td>
<td>Main program</td>
<td>When true, indicates that the parameter value does not need to be stored, typically because it is set from the validation callback. The default value is false.</td>
</tr>
<tr>
<td>Property Name</td>
<td>Property Type</td>
<td>Can Be Set</td>
<td>Description</td>
</tr>
<tr>
<td>--------------------</td>
<td>---------------</td>
<td>------------------</td>
<td>-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</td>
</tr>
</tbody>
</table>
| DISPLAY_HINT       | String        | Main program     | Provides a hint about how to display a property. The following values are possible:  
  ■ boolean—for integer parameters whose value can be 0 or 1. The parameter displays as a checkbox.  
  ■ radio—displays a parameter with a list of values as radio buttons instead of a drop-down list.  
  ■ hexadecimal—for integer parameters, display and interpret the value as a hexadecimal number, for example: 0x00000010 instead of 16.  
  Refer to Example 7–7 and Figure 7–2 for examples illustrating the use of this property. |
| SYSTEM_INFO        | String        | Main program     | Allows you to assign information about your system to a parameter that you define. SYSTEM_INFO requires an argument specifying the type of information requested, <info-type>.<info-type> may also take an argument. The syntax of the Tcl command is: set_parameter_property my_parameter SYSTEM_INFO {<info-type> [arg]}  
  The following values for <info-type> are predefined:  
  ■ CLOCK_RATE  
  ■ CLOCK_DOMAIN  
  ■ RESET_DOMAIN  
  ■ ADDRESS_WIDTH  
  ■ ADDRESS_MAP  
  ■ MAX_SLAVE_DATA_WIDTH  
  ■ INTERRUPTS_USED  
  ■ DEVICE_FAMILY  
  ■ DEVICE_FEATURES  
  For more information about the SYSTEM_INFO and the <info_type> argument refer to “Declaring Parameters” on page 7–3. |

Note to Table 7–4:  
(1) The AFFECTS_ELABORATION property was called AFFECTS_PORT_WIDTHS before version 9.0 of the Quartus II software.
add_parameter

This command adds a parameter to your component.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>add_parameter</td>
<td>Adds a parameter to your component.</td>
</tr>
</tbody>
</table>

Usage:
```
add_parameter <parameterName> <parameterType> [defaultValue <description>]
```

Arguments:
- parameterName: A name that you, the component author, choose for your parameter.
- parameterType: The following 7 types are supported:
  - Integer
  - Natural
  - Positive
  - Boolean
  - Std_logic (VHDL based components only)
  - Std_logic_vector (VHDL based components only)
  - String
- defaultValue: The default length of the parameter is derived from its range.
- description: Explains the use of the parameter.

Example:
```
add_parameter seed integer 17 "The seed to use for data generation."
```

get_parameters

This command returns the names of all parameters that have been previously defined by add_parameter as a space separated list.

Usage:
```
get_parameters
```

Arguments:
None

Example:
```
set parameter_summary [get_parameters]
```
**get_parameter_property**

This command returns a single parameter property.

<table>
<thead>
<tr>
<th>get_parameter_property</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Callback availability</strong></td>
</tr>
<tr>
<td><strong>Usage</strong></td>
</tr>
<tr>
<td><strong>Returns</strong></td>
</tr>
<tr>
<td><strong>Arguments</strong></td>
</tr>
<tr>
<td>parameterName</td>
</tr>
<tr>
<td>propertyName</td>
</tr>
<tr>
<td><strong>Example</strong></td>
</tr>
</tbody>
</table>

**set_parameter_property**

This command sets a single parameter property.

<table>
<thead>
<tr>
<th>set_parameter_property</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Callback availability</strong></td>
</tr>
<tr>
<td><strong>Usage</strong></td>
</tr>
<tr>
<td><strong>Returns</strong></td>
</tr>
<tr>
<td><strong>Arguments</strong></td>
</tr>
<tr>
<td>parameterName</td>
</tr>
<tr>
<td>propertyName</td>
</tr>
<tr>
<td>value</td>
</tr>
<tr>
<td><strong>Example</strong></td>
</tr>
</tbody>
</table>

**get_parameter_value**

This command returns the current value of a parameter defined previously with the add_parameter command.

<table>
<thead>
<tr>
<th>get_parameter_value</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Callback availability</strong></td>
</tr>
<tr>
<td><strong>Usage</strong></td>
</tr>
<tr>
<td><strong>Returns</strong></td>
</tr>
<tr>
<td><strong>Arguments</strong></td>
</tr>
<tr>
<td>parameterName</td>
</tr>
<tr>
<td><strong>Example</strong></td>
</tr>
</tbody>
</table>

**Note:**

(1) If AFFECTS_ELABORATION=false for a given parameter, get_parameter_value is not available for that parameter from the elaboration callback.
set_parameter_value

This command sets a parameter value. Typically, the value of derived parameters is set during the validation callback based on the value of other parameters.

<table>
<thead>
<tr>
<th>set_parameter_value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Callback availability</td>
</tr>
<tr>
<td>Usage</td>
</tr>
<tr>
<td>Returns</td>
</tr>
<tr>
<td>Arguments</td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td>Example</td>
</tr>
</tbody>
</table>

decode_address_map

This is a utility function to convert an XML-formatted address map into a list of Tcl lists. Each inner list is in the correct format for conversion to an array. Using this command to decode the XML representing an Avalon-MM master’s address map is easier and ensures that your code will work with future versions of the XML address map.

<table>
<thead>
<tr>
<th>decode_address_map</th>
</tr>
</thead>
<tbody>
<tr>
<td>Callback availability</td>
</tr>
<tr>
<td>Usage</td>
</tr>
<tr>
<td>Returns</td>
</tr>
<tr>
<td>Arguments</td>
</tr>
<tr>
<td>Example</td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
</tbody>
</table>

add_display_item

You can use this command to specify the following two aspects of component display:

- You can create logical groups for a component’s parameters. For example, you might want to create separate groups for the component’s timing, size, and simulation parameters. A component displays the groups and parameters in the order that you specify them in the _hw.tcl file.
- You can specify an image to provide a pictorial representation of a parameter or parameter group.
You create a display group by adding display items to it. You do not need to explicitly create groups before using them.

### Interfaces and Ports

You can use the interface and port commands to define interfaces and ports and retrieve their properties.

#### add_interface

This command adds an interface to your module. As the component author, you choose the name of the interface. By default, interfaces are enabled. You can set the interface property `ENABLED` to `false`, to disable a component interface. If an interface is disabled, it is hidden and its ports are automatically terminated to their default values. Signals that you designate as active low by appending a `_n` are terminated to 1. All other signals are terminated to 0.

The properties available for each interface type are different for every interface type. Refer to the *Avalon Interface Specifications*.

---

<table>
<thead>
<tr>
<th>add_display_item</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Callback availability</strong></td>
<td>Main</td>
</tr>
<tr>
<td><strong>Usage</strong></td>
<td><code>add_display_item &lt;groupName&gt; &lt;id&gt; &lt;type&gt; [additionalInfo]</code></td>
</tr>
<tr>
<td><strong>Returns</strong></td>
<td>None</td>
</tr>
</tbody>
</table>

**Arguments**

- `groupName`: Specifies the group to which a display item belongs.
- `id`: Specifies the parameter or icon to be displayed in a group. Each display item associated with a component must have a different ID.
- `type`: Specifies the category of the display item. There are currently 2 types: `parameter` and `icon`.
- `additionalInfo`: Provides extra information required for some display items. For icons, it provides the filename of the icon. You can use GIF, JPEG, and PNG file formats.

**Examples**

- `add_display_item timing read_latency parameter`
- `add_display_item sound speaker icon speaker.jpg`
### add_interface

<table>
<thead>
<tr>
<th>Callback availability</th>
<th>Main program and elaboration #</th>
</tr>
</thead>
<tbody>
<tr>
<td>Usage</td>
<td>add_interface &lt;interfaceName&gt; &lt;interfaceType&gt; &lt;direction&gt; [&lt;associatedClock&gt;] (1)</td>
</tr>
<tr>
<td>Returns</td>
<td>None</td>
</tr>
<tr>
<td>Arguments</td>
<td>InterfaceName</td>
</tr>
<tr>
<td></td>
<td>interfaceType and direction</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>associatedClock</td>
</tr>
<tr>
<td>Notes:</td>
<td>add_interface mm_slave avalon slave clock0</td>
</tr>
<tr>
<td>(1) For interfaces that are not associated with clocks, such as clock interfaces themselves, the associatedClock is omitted. Another option is to specify the associatedClock argument as asynchronous.</td>
<td></td>
</tr>
<tr>
<td>(2) The terms master, source and start are interchangeable. The terms slave, sink and end are interchangeable.</td>
<td></td>
</tr>
</tbody>
</table>

### get_interfaces

This command returns the names of all interfaces that have been previously defined by add_interface as space separated list.
**get_interface_properties**

This command returns the names of all the available interface properties for the specified interface as a space separated list.

<table>
<thead>
<tr>
<th>get_interface_properties</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Callback availability</strong></td>
</tr>
<tr>
<td><strong>Usage</strong></td>
</tr>
<tr>
<td><strong>Returns</strong></td>
</tr>
<tr>
<td><strong>Arguments</strong></td>
</tr>
<tr>
<td><strong>Example</strong></td>
</tr>
</tbody>
</table>

The properties available for each interface type are different for every interface type. Refer to the Avalon Interface Specifications.

**get_interface_property**

This command returns the value of a single interface property from the specified interface.

<table>
<thead>
<tr>
<th>get_interface_property</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Callback availability</strong></td>
</tr>
<tr>
<td><strong>Usage</strong></td>
</tr>
<tr>
<td><strong>Returns</strong></td>
</tr>
<tr>
<td><strong>Arguments</strong></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td><strong>Example</strong></td>
</tr>
</tbody>
</table>

**set_interface_property**

This command sets a single interface property for an interface.

<table>
<thead>
<tr>
<th>set_interface_property</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Callback availability</strong></td>
</tr>
<tr>
<td><strong>Usage</strong></td>
</tr>
<tr>
<td><strong>Returns</strong></td>
</tr>
<tr>
<td><strong>Arguments</strong></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td><strong>Example</strong></td>
</tr>
</tbody>
</table>
add_interface_port

This command adds a port to an interface on your module. As the component author, you determine the name of the port. The port roles that you can set depend on the interface. The port direction and width may be omitted if either:

- If you have defined the direction and width of the port in the top-level HDL file
- If you define the direction and width by setting port properties in the elaboration callback

For ports added in the main program you can pass in a width of -1 to indicate explicitly that the port width will be defined later.

<table>
<thead>
<tr>
<th>add_interface_port</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Callback availability</strong></td>
</tr>
<tr>
<td><strong>Usage</strong></td>
</tr>
<tr>
<td><strong>Returns</strong></td>
</tr>
<tr>
<td><strong>Arguments</strong></td>
</tr>
<tr>
<td><code>interfaceName</code></td>
</tr>
<tr>
<td><code>portName</code></td>
</tr>
<tr>
<td><code>portRole</code></td>
</tr>
<tr>
<td><code>direction</code></td>
</tr>
<tr>
<td><code>width</code></td>
</tr>
<tr>
<td><strong>Example</strong></td>
</tr>
</tbody>
</table>

get_interface_ports

This command returns the names of all of the ports that have been added to a given interface. If the interface name is omitted, all ports for all interfaces are returned.

<table>
<thead>
<tr>
<th>get_interface_ports</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Callback availability</strong></td>
</tr>
<tr>
<td><strong>Usage</strong></td>
</tr>
<tr>
<td><strong>Returns</strong></td>
</tr>
<tr>
<td><strong>Arguments</strong></td>
</tr>
<tr>
<td><code>interfaceName</code></td>
</tr>
<tr>
<td><strong>Example</strong></td>
</tr>
</tbody>
</table>
get_port_properties

This command returns a list of all available port properties.

<table>
<thead>
<tr>
<th>get_port_properties</th>
</tr>
</thead>
<tbody>
<tr>
<td>Callback availability</td>
</tr>
<tr>
<td>Usage</td>
</tr>
<tr>
<td>Returns</td>
</tr>
<tr>
<td>Arguments</td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td>Example</td>
</tr>
</tbody>
</table>

get_port_property

This command returns the value of single port property for the specified port.

| get_port_property | |
|-------------------|--
| Callback availability | Main, validation, elaboration, generation, and editor |
| Usage              | get_port_property <portName> <propertyName> |
| Returns            | Depends on the type of the property |
| Arguments          | portName The name of the port |
|                     | propertyName One of the 4 supported properties: |
|                     | ■ DIRECTION |
|                     | ■ WIDTH |
|                     | ■ TERMINATION |
|                     | ■ TERMINATION_WIDE |
| Example            | get_port_property rdata WIDTH |
set_port_property

This command sets a single port property.

**set_port_property**

<table>
<thead>
<tr>
<th>Callback availability</th>
<th>Main program, elaboration, and custom generation</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Usage</strong></td>
<td>set_port_property &lt;portName&gt; &lt;propertyName&gt; [&lt;value&gt;]</td>
</tr>
<tr>
<td><strong>Returns</strong></td>
<td>None</td>
</tr>
<tr>
<td><strong>Arguments</strong></td>
<td>portName</td>
</tr>
<tr>
<td></td>
<td>propertyName</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>value</td>
</tr>
</tbody>
</table>

**Example**

set_port_property rdata WIDTH 32

get_interface_assignment

This command returns the value of the specified name for the specified interface.

**get_interface_assignment**

<table>
<thead>
<tr>
<th>Callback availability</th>
<th>Main and validation</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Usage</strong></td>
<td>get_interface_assignment &lt;interfaceName&gt; &lt;name&gt;</td>
</tr>
<tr>
<td><strong>Returns</strong></td>
<td>String</td>
</tr>
<tr>
<td><strong>Arguments</strong></td>
<td>interfaceName</td>
</tr>
<tr>
<td></td>
<td>name</td>
</tr>
</tbody>
</table>

**Example**

get_interface_assignment s1 embeddedsw.configuration.isFlash 1
set_interface_assignment

This command sets the value of the specified assignment for the specified interface.

<table>
<thead>
<tr>
<th>Callback availability</th>
<th>Main and validation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Usage</td>
<td>set_interface_assignment &lt;interfaceName&gt; &lt;name&gt; [&lt;value&gt;]</td>
</tr>
<tr>
<td>Returns</td>
<td>None</td>
</tr>
<tr>
<td>Arguments</td>
<td>interfaceName</td>
</tr>
<tr>
<td></td>
<td>name</td>
</tr>
<tr>
<td></td>
<td>value</td>
</tr>
<tr>
<td>Example</td>
<td>set_interface_assignment s1 embeddedsw.configuration.isFlash 1</td>
</tr>
</tbody>
</table>

Generation

This section covers the commands that set and get generation properties.

get_generation_properties

This command returns the names of all the available generation properties as a space separated list. These properties cannot be changed by the module.

<table>
<thead>
<tr>
<th>Callback availability</th>
<th>Main, validation, elaboration, generation, and editor</th>
</tr>
</thead>
<tbody>
<tr>
<td>Usage</td>
<td>get_generation_properties</td>
</tr>
<tr>
<td>Returns</td>
<td>list of strings. The following generation properties are supported:</td>
</tr>
<tr>
<td></td>
<td>Property</td>
</tr>
<tr>
<td></td>
<td>HDL_LANGUAGE</td>
</tr>
<tr>
<td></td>
<td>OUTPUT_DIRECTORY</td>
</tr>
<tr>
<td></td>
<td>OUTPUT_NAME</td>
</tr>
<tr>
<td>Arguments</td>
<td>None</td>
</tr>
<tr>
<td>Example</td>
<td>get_generation_properties</td>
</tr>
</tbody>
</table>
get_generation_property

This command returns the value of a single generation property.

<table>
<thead>
<tr>
<th>get_generation_property</th>
</tr>
</thead>
<tbody>
<tr>
<td>Callback availability</td>
</tr>
<tr>
<td>Usage</td>
</tr>
<tr>
<td>Returns</td>
</tr>
<tr>
<td>Arguments</td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td>Example</td>
</tr>
</tbody>
</table>

get_project_property

This command returns the value of a single project property.

<table>
<thead>
<tr>
<th>get_project_property</th>
</tr>
</thead>
<tbody>
<tr>
<td>Availability</td>
</tr>
<tr>
<td>Usage</td>
</tr>
<tr>
<td>Returns</td>
</tr>
<tr>
<td>Argument</td>
</tr>
<tr>
<td>Property</td>
</tr>
<tr>
<td>QUARTUS_ROOTDIR</td>
</tr>
<tr>
<td>QUARTUS_PROJECT_DIRECTORY</td>
</tr>
<tr>
<td>QUARTUS_PROJECT_NAME</td>
</tr>
<tr>
<td>DEVICE_FAMILY_NAME</td>
</tr>
<tr>
<td>DEVICE_FAMILY_FEATURES</td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td>Example</td>
</tr>
</tbody>
</table>
Referenced Document

This chapter references the following document:
- Avalon Interface Specifications

Document Revision History

Table 7–6 shows the revision history for this chapter.

<table>
<thead>
<tr>
<th>Date and Document Version</th>
<th>Changes Made</th>
<th>Summary of Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>March 2009, v9.0.0</td>
<td>■ Added add_display_item commands.</td>
<td>Added several new commands to increase functionality, clarified a few others, and corrected typographic errors.</td>
</tr>
<tr>
<td></td>
<td>■ Added DISPLAY_HINT, IS_HDL_PARAMETER, DERIVED, and SYSTEM_INFO parameters to Table 7–4 on page 7–20. Described SYSTEM_INFO parameter in detail.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>■ Added ENABLED interface property to enable or disable an interface.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>■ The AFFECTS_PORT_WIDTHS parameter has been renamed AFFECTS_ELABORATION to better reflect its function.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>■ Added note saying that the add_file command will be restricted to the main and generation callbacks starting in version 9.1 of the Quartus II software.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>■ Explained that before the elaboration phase, parameters may have values of 0 or -1 that are determined during HDL analysis.</td>
<td></td>
</tr>
<tr>
<td>November 2008, v8.1</td>
<td>■ Added get_module_ports, get_interface_assignment, set_interface_assignment, get_module_assignment, and set_module_assignment commands</td>
<td>Added 5 new commands and corrected commands that did not define optional arguments or omitted some callback availability.</td>
</tr>
<tr>
<td></td>
<td>■ Corrected availability to include more callbacks for several commands</td>
<td></td>
</tr>
<tr>
<td></td>
<td>■ Added two additional types for add_parameter command: natural and positive</td>
<td></td>
</tr>
<tr>
<td></td>
<td>■ Added brackets for some optional parameters</td>
<td></td>
</tr>
<tr>
<td></td>
<td>■ Changed add_file command for simulation and synthesis in Example 7–10 to write to $outdir</td>
<td></td>
</tr>
<tr>
<td></td>
<td>■ get_project_property is available in validation callback</td>
<td></td>
</tr>
<tr>
<td></td>
<td>■ Changed page size to 8.5 x 11 inches</td>
<td></td>
</tr>
<tr>
<td>June 2008, v8.0.1</td>
<td>■ Reformatted command information in tables.</td>
<td>—</td>
</tr>
<tr>
<td>May 2008, v 8.0.0</td>
<td>■ Added new Editing _hw.tcl commands and debug commands sections.</td>
<td>—</td>
</tr>
<tr>
<td></td>
<td>■ Changed chapter title from Building a Component Interface with Tcl Scripting Commands to Component Interface Tcl Reference.</td>
<td>—</td>
</tr>
</tbody>
</table>
For previous versions of the *Quartus II Handbook*, refer to the *Quartus II Handbook Archive*. 
# Introduction

This chapter identifies the files you must include when archiving an SOPC Builder project. With this information, you can archive the SOPC Builder system. You may want to archive your SOPC Builder system for one of the following reasons:

- To place an SOPC Builder design under source control
- To create a backup
- To bundle a design for transfer to another location

To use this information, you must decide what source control or archiving tool to use, and you must know how to use it. This chapter describes how to find and identify the files that you must include in an archived SOPC Builder design. Refer to “Required Files” on page 8–2.

# Limitations

This chapter provides information about archiving SOPC Builder systems, including Nios® II software applications, if any. If your SOPC Builder system does not contain a Nios II processor, you can disregard information about archiving Nios II software applications.

This chapter does not cover archiving SOPC Builder components, for two reasons:

- SOPC Builder components can be recovered, if necessary, from the original Quartus® II and Nios II installations.
- If your SOPC Builder system was developed with an earlier version of the Quartus II software and Nios II Embedded Design Suite (EDS), when you restore it for use with the current version, you normally use the current, installed components.

If your SOPC Builder system was developed with an earlier version of the Quartus II Complete Design Suite and you restore it for use with the current version, the regenerated system is functionally identical to the original system. However, there might be differences in details such as timing performance, component implementation, or HAL implementation.

For details of version changes, refer to the *Quartus II Reference Documentation*.

To ensure that you can regenerate your exact original design, maintain a record of the tool and IP version(s) originally used to develop the design. Retain the original installation files or media in a safe place.
The archival process addressed by this chapter is different than Quartus II project archiving. A Quartus II project archive contains the complete Quartus II project, including the SOPC Builder module. The Quartus II software adds all HDL files to the archive, including HDL files generated by SOPC Builder, although these files are not strictly necessary, if you regenerate the design files afterwards. A Quartus II project archive also archives the Quartus II IP (.qip) file.

This chapter is only concerned with archiving the SOPC Builder system, without the generated HDL files.

For more details about archiving Quartus II projects, refer to the Managing Quartus II Projects chapter in volume 2 of the Quartus II Handbook.

### Required Files

This section describes the files required to archive an SOPC Builder system and its associated Nios II software projects (if any). This is the minimum set of files needed to completely recompile an archived system, both the SRAM Object File (.sof) and the executable software (.elf).

If you have Nios II software projects, archive them together with the SOPC Builder system on which they are based. For more details about archiving Nios II designs, refer to the Using the Nios II Software Build Tools chapter of the Nios II Software Developer’s Handbook.

The files listed in Table 8–1 are located in the Quartus II project directory.

**Table 8–1. Files Required for an SOPC Builder System**

<table>
<thead>
<tr>
<th>File Description</th>
<th>File Name</th>
<th>Write Permission Required? (1)</th>
</tr>
</thead>
<tbody>
<tr>
<td>SOPC Builder system description</td>
<td>&lt;sopc_builder_system&gt;.sopc</td>
<td>Yes</td>
</tr>
<tr>
<td>SOPC Builder classic system description for generation (1)</td>
<td>&lt;sopc_builder_system&gt;.ptf</td>
<td>Yes</td>
</tr>
<tr>
<td>SOPC Builder report file</td>
<td>&lt;sopc_builder_system&gt;.sopcinfo</td>
<td>Yes</td>
</tr>
<tr>
<td>All non-generated HDL source files (2)</td>
<td>for example: top_level_schematic.bdf, customlogic.v</td>
<td>No</td>
</tr>
<tr>
<td>Quartus II project file</td>
<td>&lt;project_name&gt;.qpf</td>
<td>No</td>
</tr>
<tr>
<td>Quartus II settings file</td>
<td>&lt;project_name&gt;.qsf</td>
<td>Yes</td>
</tr>
</tbody>
</table>

**Notes to Table 8–1:**

1. The <sopc_builder_system>.ptf file is only required if you intend to edit or view the system in a version of SOPC Builder prior to version 7.1 and must also be writable to generate a system.
2. Include all HDL source files not generated by SOPC Builder, including HDL source files you create or copy from elsewhere. To identify a file generated by SOPC Builder, open the file and look for the following header: Legal Notice: (C)<year> Altera Corporation. All rights reserved.

Many source control tools mark local files read-only by default. In this case, you must override this behavior. You do not have to check the files out of source control unless you are modifying the SOPC Builder design or Nios II software project.
Referenced Documents

This chapter references the following documents:

- Managing Quartus II Projects chapter in volume 2 of the Quartus II Handbook
- Using the Nios II Software Build Tools chapter of the Nios II Software Developer’s Handbook
- Quartus II Reference Documentation

Document Revision History

Table 8–2 shows the revision history for this chapter.

<table>
<thead>
<tr>
<th>Date and Document Version</th>
<th>Changes Made</th>
<th>Summary of Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>March 2009, v9.0.0</td>
<td>No change from previous release.</td>
<td>—</td>
</tr>
<tr>
<td>November 2008, v8.1.0</td>
<td>Changed page size to 8.5” × 11”.</td>
<td>—</td>
</tr>
<tr>
<td>May 2008, v8.0.0</td>
<td>Renumbering from Chapter 7 to 8.</td>
<td>—</td>
</tr>
</tbody>
</table>

For previous versions of the Quartus II Handbook, refer to the Quartus II Handbook Archive.
This section uses example designs to show you how to build a system or component. Chapters in this section serve to answer the question, “How do I define systems in SOPC Builder.” This chapter refers to design examples that you can download free from www.altera.com. Design file hyperlinks are located with individual chapters linked from the Altera website.

This section includes the following chapters:

- Chapter 9, SOPC Builder Memory Subsystem Development Walkthrough
- Chapter 10, SOPC Builder Component Development Walkthrough

For information about the revision history for chapters in this section, refer to each individual chapter for that chapter’s revision history.
9. SOPC Builder Memory Subsystem Development Walkthrough

Introduction

Most systems generated with SOPC Builder require memory. For example, embedded processor systems require memory for software, while digital signal processing (DSP) systems require memory for data buffers. Many systems use multiple types of memories. For example, a processor-based DSP system can use off-chip SDRAM to store software, and on-chip RAM for fast access to data buffers. You can use SOPC Builder to integrate almost any type of memory into your system.

This chapter uses design examples to describe how to build a memory subsystem as part of a larger system created with SOPC Builder. This chapter focuses on the following kinds of memory most commonly used in SOPC Builder systems:

- “On-Chip RAM and ROM” on page 9–6
- “EPCS Serial Configuration Device” on page 9–9
- “SDR SDRAM” on page 9–11
- “DDR SDRAM” on page 9–14
- “DDR2 SDRAM” on page 9–14
- “Off-Chip SRAM and Flash Memory” on page 9–15

This chapter assumes that you are familiar with the following task and concepts:

- Creating FPGA designs and making pin assignments with the Quartus® II software. For details, refer to the Introduction to the Quartus II Software manual.
- Building simple systems with SOPC Builder. For details, refer to the Introduction to SOPC Builder chapter in volume 4 of the Quartus II Handbook.
- SOPC Builder components. For details, refer to the SOPC Builder Components chapter in volume 4 of the Quartus II Handbook.
- Basic concepts of the Avalon® interfaces. You do not need extensive knowledge of the Avalon interfaces, such as transfer types or signal timing. However, to create your own custom memory subsystem with external memories, you need to understand the Avalon Memory-Mapped (Avalon-MM) interface. For details, refer to the System Interconnect Fabric for Memory-Mapped Interfaces chapter in volume 4 of the Quartus II Handbook and the Avalon Interface Specifications.

Refer to the Memory System Design chapter in the Embedded Design Handbook for additional information on the efficient use of memories in SOPC Builder systems.

Example Design

This chapter demonstrates the process for building a system that contains one of each type of memory as shown in Figure 9–1. Each section of the chapter builds on previous sections, culminating in a complete system.
By following the example design in this chapter, you learn how to create a complete customized memory subsystem for your system or design. The memory components in the example design are independent. For a custom system, you only need to instantiate the memories you need. You can also create multiple instantiations of the same type of memory, limited only by on-chip memory resources or FPGA pins to interface with off-chip memory devices.

**Example Design Structure**

Figure 9–1 shows a block diagram of the example system.
In Figure 9–1, all blocks shown below the system interconnect fabric comprise the memory subsystem. For demonstration purposes, this system uses a Nios® II processor core to master the memory devices, and a JTAG UART core to communicate with the host PC. However, the memory subsystem could be connected to any master component, located either on-chip or off-chip.

**Example Design Starting Point**

The example design consists of the following elements:

- A Quartus II project named `quartus2_project`. A Block Design File (.bdf) named `toplevel_design`. `toplevel_design` is the top-level design file for `quartus2_project`. `toplevel_design` instantiates the SOPC Builder system, as well as other pins and modules required to complete the design.

- An SOPC Builder system named `sopc_memory_system`. `sopc_memory_system` is a subdesign of `toplevel_design`. `sopc_memory_system` instantiates the memory components and other SOPC Builder components required for a functioning SOPC Builder system.

This discussion assumes that the `quartus2_project` already exists, `sopc_memory_system` has been started in SOPC Builder, and the Nios II core and the JTAG UART core are already instantiated. This example design uses the default settings for the Nios II core and the JTAG UART core; these settings do not affect the rest of the memory subsystem.

**Hardware and Software Requirements**

To build a memory subsystem similar to the example design in this chapter, you need the following tools:

- Quartus II software version 5.0 or higher—Both Quartus II Web Edition and the fully licensed version support this design flow.

- Nios II Embedded Design Suite (EDS) version 5.0 or higher—Both the evaluation edition and the fully licensed version support this design flow. The Nios II EDS provides the SOPC Builder memory components described in this chapter. It also provides several complete example designs which demonstrate a variety of memory components instantiated in working systems.


This chapter does not describe downloading and verifying a working system in hardware. Therefore, there are no hardware requirements for the completion of this chapter. However, the example memory subsystem has been tested in hardware.
Design Flow

This section describes the design flow for building memory subsystems with SOPC Builder, which is similar to other SOPC Builder designs. After starting a Quartus II project and an SOPC Builder system, there are five steps to completing the system, as shown in Figure 9–2:

1. Component-level design in SOPC Builder
2. SOPC Builder system-level design
3. Simulation
4. Quartus II project-level design
5. Board-level design

Figure 9–2. Design Flow

Component-Level Design in SOPC Builder

In this step, you specify which memory components to use and configure each component to meet the needs of the system. All memory components are available from the Memory and Memory Controllers category in the list of available components in SOPC Builder.

SOPC Builder System-Level Design

In this step, you connect components together and configure the SOPC Builder system as a whole. Like the process of adding non-memory SOPC Builder components, you use the System Contents tab to do the following:

- Rename the component instance (optional).
Chapter 9: SOPC Builder Memory Subsystem Development Walkthrough

Design Flow

- Connect the memory component to masters in the system. Each memory component must be connected to at least one master.
- Assign a base address.
- Assign a clock domain. A memory component can operate on the same or different clock domain as the master(s) that access it.

Simulation

In this step, you verify the functionality of the SOPC Builder system. For systems with memories, this step depends on simulation models for each of the memory components, in addition to the system testbench generated by SOPC Builder. Refer to “Simulation Considerations” for more information.

Quartus II Project-Level Design

In this step, you integrate the SOPC Builder system with the rest of the Quartus II project, which includes connecting the SOPC Builder system to FPGA pins, connecting wiring the SOPC Builder system to other design blocks (such as other HDL modules) in the Quartus II project.

In the example design in this chapter, the SOPC Builder system comprises the entire FPGA design. There are no other design blocks in the Quartus II project.

Board-Level Design

In this step, you connect the physical FPGA pins to memory devices on the board. If the SOPC Builder system interfaces with off-chip memory devices, you must make board-level design choices.

Simulation Considerations

SOPC Builder can automatically generate a testbench for RTL simulation of the system using ModelSim®. This testbench instantiates the SOPC Builder system and can also instantiate memory models for external memory components. The testbench is plain text HDL, located at the bottom of the top-level SOPC Builder system HDL design file. To explore the contents of the auto-generated testbench, open the top-level HDL file and search on keyword test_bench.

Beginning in ModelSim SE 6.2, design optimization is on by default. Optimization may eliminate design nodes which are referenced in your wave display file. In this case, you cannot display the waveforms. You can ignore this failure if you want to run an optimized simulation. However, if you want to see the simulation signals, you can disable the optimized compile by setting \texttt{VoptFlow = 0} in your \texttt{modelsim.ini} file. The \texttt{modelsim.ini} is stored in the top-level directory of the ModelSim installation.

Generic Memory Models

The memory components described in this chapter, except for the SRAM, provide generic simulation models. Therefore, it is very easy to simulate an SOPC Builder system with memory components immediately after generating the system.
The generic memory models store memory initialization files, such as Data (.dat) and Hexadecimal (.hex) files, in a directory named `<Quartus II project directory>/<SOPC Builder system name>_sim`. When generating a new system, SOPC Builder creates empty initialization files. You can manually edit these files to provide custom memory initialization contents for simulation.

For designs that include a Nios II processor, you can create memory initialization files using the Nios II software build tools. For more information, refer to Creating Memory Initialization Files in the Nios II Software Developer’s Handbook – Studio Edition.

**Vendor-Specific Memory Models**

You can also manually connect vendor-specific memory models to the SOPC Builder system. In this case, you must manually edit the testbench and connect the vendor memory model. You might also need to edit the vendor memory model slightly for time delays. The SOPC Builder testbench assumes zero delay.

**On-Chip RAM and ROM**

Altera FPGAs include on-chip memory blocks that can be used as RAM or ROM in SOPC Builder systems. On-chip memory has the following benefits for SOPC Builder systems:

- **On-chip memory has fast access time, compared to off-chip memory.**
- **SOPC Builder automatically instantiates on-chip memory inside the SOPC Builder system, so you do not have to make any manual connections.**
- **Certain memory blocks can have initialized contents when the FPGA powers up. This feature is useful, for example, for storing data constants or processor boot code.**
- **On-chip memories support dual port accesses, allowing two master to access the same memory concurrently.**

**Component-Level Design for On-Chip Memory**

In SOPC Builder you instantiate on-chip memory by clicking **On-chip Memory (RAM or ROM)** from the list of available components. The configuration wizard for the **On-chip Memory (RAM or ROM)** component has the following options: **Memory type, Size, and Read latency.**

**Memory Type**

The **Memory type** options define the structure of the on-chip memory:

- **RAM (writable)**—This setting creates a readable and writable memory.
- **ROM (read only)**—This setting creates a read-only memory.
Dual-port access—This setting creates a memory component with two slaves, which allows two masters to access the memory simultaneously.

If two masters access the same address simultaneously in a dual-port memory undefined results will occur. (Concurrent accesses are only a problem for two writes. A read and write to the same location will read out the old data and store the new data.)

Block type—This setting directs the Quartus II software to use a specific type of memory block when fitting the on-chip memory in the FPGA.

The MRAM blocks do not allow the contents to be initialized during power up. The M512s memory type does not support dual-port mode where both ports support both reads and writes.

Because of the constraints on some memory types, it is frequently best to use the Auto setting. Auto allows the Quartus II software to choose a type and the other settings direct the Quartus II software to select a particular type.

Size

The Size options define the size and width of the memory.

Data width—This setting determines the data width of the memory. The available choices are 8, 16, 32, 64, 128, 256, 512, or 1024 bits. Assign Data width to match the width of the master that accesses this memory the most frequently or has the most critical throughput requirements. For example, if you are connecting the on-chip memory to the data master of a Nios II processor, you should set the data width of the on-chip memory to 32 bits, the same as the data-width of the Nios II data master. Otherwise, the access latency could be longer than one cycle because the Avalon interconnect fabric performs width translation.

Total memory size—This setting determines the total size of the on-chip memory block. The total memory size must be less than the available memory in the target FPGA.

Read Latency

On-chip memory components use synchronous, pipelined Avalon-MM slaves. Pipelined access improves f_{MAX} performance, but also adds latency cycles when reading the memory. The Read latency option allows you to specify either one or two cycles of read latency required to access data. If the Dual-port access setting is turned on, you can specify a different read latency for each slave. When you have dual-port memory in your system you can specify different clock frequencies for the ports. You specify this on the System Contents tab in SOPC Builder.

Non-Default Memory Initialization

For ROM memories, you can specify your own initialization file by selecting Enable non-default initialization file. This option allows the file you specify to be used to initialize the ROM in place of the default initialization file created by SOPC Builder.
Enable In-System Memory Content Editor Feature

Enables a JTAG interface used to read and write to the RAM while it is operating. You can use this interface to update or read the contents of the memory from your host PC.

For more information refer to *In-System Updating of Memory and Constants* in volume 3 of the *Quartus II Handbook*.

SOPC Builder System-Level Design for On-Chip Memory

There are few SOPC Builder system-level design considerations for on-chip memories. See “SOPC Builder System-Level Design” on page 9–4.

When generating a new system, SOPC Builder creates a blank initialization file in the Quartus II project directory for each on-chip memory that can power up with initialized contents. The name of this file is `<name of memory component>.hex`.

Simulation for On-Chip Memory

At system generation time, SOPC Builder generates a simulation model for the on-chip memory. This model is embedded inside the SOPC Builder system, and there are no user-configurable options for the simulation testbench.

You can provide memory initialization contents for simulation in the file `<Quartus II project directory>/SOPC Builder system name/_sim/<Memory component name>.dat`.

Quartus II Project-Level Design for On-Chip Memory

The on-chip memory is embedded inside the SOPC Builder system, and there are no signals to connect to the Quartus II project.

To provide memory initialization contents, you must fill in the file `<name of memory component>.hex`. The Quartus II software recognizes this file during design compilation and incorporates the contents into the configuration files for the FPGA.

If your design includes a Nios II processor, you can create memory initialization files using the Nios II software build tools. For more information, refer to *Creating Memory Initialization Files* in the *Nios II Software Developer’s Handbook – Studio*. For the memory to be initialized, you then must compile the hardware in the Quartus II software for the SRAM Object File (.sof) to pick up the memory initialization files. All memory types with the exception of MRAMs support this feature.

Board-Level Design for On-Chip Memory

The on-chip memory is embedded inside the SOPC Builder system, and there is nothing to connect at the board level.

Example Design with On-Chip Memory

This section demonstrates adding a 4 KByte on-chip RAM to the example design. This memory uses a single slave interface with a read latency of one cycle.

For demonstration purposes, Figure 9–3 shows the result of generating the SOPC Builder system at this stage. (In a normal design flow, you generate the system only after adding all system components.)
Because the on-chip memory is contained entirely within the SOPC Builder system, \texttt{sopc\_memory\_system} has no I/O signals associated with \texttt{onchip\_ram}. Therefore, you do not need to make any Quartus II project connections or assignments for the on-chip RAM, and there are no board-level considerations.

**EPCS Serial Configuration Device**

Many systems use an Altera EPCS serial configuration device to configure the FPGA. Altera provides the EPCS device controller core, which allows SOPC Builder systems to access the memory contents of the EPCS device.

This feature provides flexible design options:

- The FPGA design can reprogram its own configuration memory, providing a mechanism for remote upgrades.
- The FPGA design can use leftover space in the EPCS as nonvolatile storage.

Physically, the EPCS device is a serial flash memory device, which has slow access time. Altera provides software drivers to control the EPCS core for the Nios II processor only.

For further details about the features and usage of the EPCS device controller core, refer to the \textit{EPCS Device Controller Core} chapter in volume 5 of the \textit{Quartus II Handbook}.

**Component-Level Design for an EPCS Device**

In SOPC Builder you instantiate an EPCS controller core by adding an \texttt{EPCS Serial Flash Controller} component. There are no settings for this component.

For details, refer to the \textit{Nios II Flash Programmer User Guide}.

**SOPC Builder System-Level Design for an EPCS Device**

There are two SOPC Builder system-level design considerations for EPCS devices:

- Assign a base address.
- Set the IRQ connection to NC (no connect). The EPCS controller hardware is capable of generating an IRQ. However, the Nios II driver software does not use this IRQ, and therefore you can leave the IRQ signal disconnected.

There can only be one EPCS controller core per FPGA, and the instance of the core is always named \texttt{epcs\_controller}. 
If you want to store Nios II code in the EPCS memory, point the Nios II reset address at the EPCS controller. Inside the EPCS controller is a bootloader, which Nios II runs after it leaves reset, that copies the code from the EPCS flash into main memory.

**Simulation for an EPCS Device**

The EPCS controller core provides a limited simulation model:

- Functional simulation does not include the FPGA configuration process, and therefore the EPCS controller does not model the configuration features.
- The simulation model does not support read and write operations to the flash region of the EPCS device.
- A Nios II processor can boot from the EPCS device in simulation. However, the boot loader code is different during simulation. The EPCS controller boot loader code assumes that all other memory simulation models are initialized, and therefore the boot load process is unnecessary. During simulation, the boot loader simply forces the Nios II processor to jump to start, skipping the boot load process.

Verification in the hardware is the best way to test features related to the EPCS device.

**Quartus II Project-Level Design for an EPCS Device**

If you use a device from Cyclone III, Stratix III, or Stratix IV families, you must connect the EPCS pins manually.

For earlier device families, however, the Quartus II software automatically connects the EPCS controller core in the SOPC Builder system to the dedicated configuration pins on the FPGA. This connection is invisible to you. Therefore, there are no EPCS-related signals to connect in the Quartus II project.

**Board-Level Design for an EPCS Device**

You must connect the EPCS device to the FPGA as described in the Altera Configuration Handbook. No other connections are necessary.

**Example Design with an EPCS Device**

This section demonstrates adding an EPCS device controller core to the example design.

For demonstration purposes only, Figure 9–4 shows the result of generating the SOPC Builder system at this stage.

**Figure 9–4.** SOPC Builder System with EPCS Device
Because the Quartus II software automatically connects the EPCS controller core to the FPGA pins, the SOPC Builder system has no I/O signals associated with `epcs_controller`. Therefore, you do not need to make any connections or assignments between the Quartus II project and the EPCS controller core.

This chapter does not cover the details of configuration using the EPCS device. For further information, refer to the Altera Configuration Handbook.

SDR SDRAM

Altera provides a free SDR SDRAM controller core, which allows you to use inexpensive SDRAM as bulk RAM in your FPGA designs. The SDR SDRAM controller core is necessary, because Avalon-MM signals cannot describe the complex interface on an SDRAM device. The SDR SDRAM controller acts as a bridge between the system interconnect fabric and the pins on an SDRAM device. The SDR SDRAM controller can operate in excess of 100 MHz.

SDR SDRAM is a single data rate SDR SDRAM. Synchronous design allows precise cycle control. With the use of system clock, I/O transactions are possible on every clock cycle. Operating over a range of frequencies, programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

For further details about the features and usage of the SDR SDRAM controller core, refer to the SDR-SDRAM Controller Core with Avalon Interface chapter in volume 5 of the Quartus II Handbook.

Component-Level Design for SDRAM

The choice of SDRAM device(s) and the configuration of the device(s) on the board heavily influence the component-level design for the SDRAM controller. Typically, the component-level design task involves parameterizing the SDRAM controller core to match the SDRAM device(s) on the board. You must specify the structure (address width, data width, number of devices, number of banks, and so on) and the timing specifications of the device(s) on the board.

For complete details about configuration options for the SDRAM controller core, refer to the SDRAM Controller Core chapter in volume 5 of the Quartus II Handbook.

SOPC Builder System-Level Design for SDRAM

You can select the SDRAM controller in the SOPC Builder System Contents tab. Like the on-chip memory, there are few SOPC Builder system-level design considerations for SDRAM. Refer to “SOPC Builder System-Level Design” on page 9–4.
Simulation for SDRAM

At system generation time, SOPC Builder can generate a generic SDRAM simulation model and include the model in the system testbench. To use the generic SDRAM simulation model, you must turn on a setting in the SDRAM controller configuration wizard. You can provide memory initialization contents for simulation in the file `<Quartus II project directory>/<SOPC Builder system name>_sim/<Memory component name>.dat`.

Alternatively, you can provide a specific vendor memory model for the SDRAM. In this case, you must manually wire up the vendor memory model in the system testbench.

For further details, refer to “Simulation Considerations” on page 9–5 and the SDRAM Controller Core chapter in volume 5 of the Quartus II Handbook.

Quartus II Project-Level Design for SDRAM

SOPC Builder generates a SOPC Builder system with top-level I/O signals associated with the SDRAM controller. In the Quartus II project, you must connect these I/O signals to FPGA pins, which connect to the SDRAM device on the board. In addition, you might have to accommodate clock skew issues.

Connecting and Assigning the SDRAM-Related Pins

After generating the system with SOPC Builder, you can find the names and directions of the I/O signals in the top-level HDL file for the SOPC Builder system. The file has the name `<Quartus II project directory>/<SOPC Builder system name>.v` or `<Quartus II project directory>/<SOPC Builder system name>.vhd`. You must connect these signals in the top-level Quartus II design file.

You must assign a pin location for each I/O signal in the top-level Quartus II design to match the target board. Depending on the performance requirements for the design, you might have to assign FPGA pins carefully to achieve the required performance.

Accommodating Clock Skew

As SDRAM frequency increases, so does the possibility that you must accommodate skew between the SDRAM clock and I/O signals. This issue affects all synchronous memory devices, including SDRAM. To accommodate clock skew, you can instantiate an ALTPLL megafunction in the top-level Quartus II design to create a phase-locked loop (PLL) clock output. You use a phase-shifted PLL output to drive the SDRAM clock and reduce clock-skew issues. The exact settings for the ALTPLL megafunction depend on your target hardware. You must experiment to tune the phase shift to match the board.

For details, refer to the ALTPLL Megafuction User Guide.
Board-Level Design for SDRAM

Memory requirements largely dictate the board-level configuration of the SDRAM device or devices. The SDRAM controller core can accommodate various configurations of SDRAM on the board, including multiple banks and multiple devices.

Example Design with SDR SDRAM

This section demonstrates adding a 16-Mbyte SDRAM device to the example design, using the SDRAM Controller configuration wizard. This SDRAM is a single device with 32-bit data.

For demonstration purposes, Figure 9–5 shows the result of generating the SOPC Builder system at this stage, and connecting it in toplevel_design.bdf.

Figure 9–5. toplevel_design.bdf with SDRAM

After generating the system, the top-level SOPC Builder system file sopc_memory_system.v contains the list of SDRAM-related I/O signals that must be connected to FPGA pins. Example 9–1 shows these pins.

Example 9–1. I/O Signals Connected to FPGA Pins

```vhdl
output [11:0] zs_addr_from_the_sdram;
output [1:0] zs_ba_from_the_sdram;
output zs_cas_n_from_the_sdram;
output zs_cke_from_the_sdram;
output zs_cs_n_from_the_sdram;
inout [31:0] zs_dq_to_and_from_the_sdram;
output [3:0] zs_dqm_from_the_sdram;
output zs_ras_n_from_the_sdram;
output zs_we_n_from_the_sdram;
```

As shown in Figure 9–5, toplevel_design.bdf uses an instance of sdram_pll to phase shift the SDRAM clock by –63 degrees. (Degrees are relative to clock frequency. If you change the clock speed you must change the phase shift. You should parameterize the PLL with -3.5 ns, because the compensation is for the round-trip delays and clock to I/O delays.)
toplevel_design.bdf also uses a subdesign delay_reset_block to insert a delay on the reset_n signal for the SOPC Builder system. This delay is necessary to allow the PLL output to stabilize before the SOPC Builder system begins operating.

Figure 9–6 shows pin assignments in the Quartus II Assignment Editor for some of the SDRAM pins. The correct pin assignments depend on the target board.

**Figure 9–6.** Pin Assignments for SDRAM

<table>
<thead>
<tr>
<th>No.</th>
<th>Location</th>
<th>I/O Bank</th>
<th>I/O Standard</th>
<th>General Function</th>
<th>Special Function</th>
<th>Reserve</th>
</tr>
</thead>
<tbody>
<tr>
<td>160</td>
<td>SDRAM_A0</td>
<td>FN_A04</td>
<td>7</td>
<td>LVTTL</td>
<td>Column I/O</td>
<td></td>
</tr>
<tr>
<td>162</td>
<td>SDRAM_A1</td>
<td>FN_A11</td>
<td>7</td>
<td>LVTTL</td>
<td>Column I/O</td>
<td></td>
</tr>
<tr>
<td>164</td>
<td>SDRAM_A2</td>
<td>FN_A18</td>
<td>7</td>
<td>LVTTL</td>
<td>Column I/O</td>
<td></td>
</tr>
<tr>
<td>165</td>
<td>SDRAM_A3</td>
<td>FN_A25</td>
<td>7</td>
<td>LVTTL</td>
<td>Column I/O</td>
<td></td>
</tr>
<tr>
<td>166</td>
<td>SDRAM_A4</td>
<td>FN_A32</td>
<td>7</td>
<td>LVTTL</td>
<td>Column I/O</td>
<td></td>
</tr>
<tr>
<td>202</td>
<td>SDRAM_A0</td>
<td>FN_A19</td>
<td>8</td>
<td>LVTTL</td>
<td>Column I/O</td>
<td>DOBE8</td>
</tr>
<tr>
<td>203</td>
<td>SDRAM_A1</td>
<td>FN_A26</td>
<td>8</td>
<td>LVTTL</td>
<td>Column I/O</td>
<td>DOBE8</td>
</tr>
<tr>
<td>204</td>
<td>SDRAM_A2</td>
<td>FN_A33</td>
<td>8</td>
<td>LVTTL</td>
<td>Column I/O</td>
<td>DOBE8</td>
</tr>
<tr>
<td>205</td>
<td>SDRAM_A3</td>
<td>FN_A40</td>
<td>8</td>
<td>LVTTL</td>
<td>Column I/O</td>
<td>DOBE8</td>
</tr>
<tr>
<td>206</td>
<td>SDRAM_A4</td>
<td>FN_A47</td>
<td>8</td>
<td>LVTTL</td>
<td>Column I/O</td>
<td>DOBE8</td>
</tr>
<tr>
<td>207</td>
<td>SDRAM_A0</td>
<td>FN_A14</td>
<td>7</td>
<td>LVTTL</td>
<td>Column I/O</td>
<td></td>
</tr>
<tr>
<td>208</td>
<td>SDRAM_A1</td>
<td>FN_A21</td>
<td>7</td>
<td>LVTTL</td>
<td>Column I/O</td>
<td></td>
</tr>
<tr>
<td>209</td>
<td>SDRAM_A2</td>
<td>FN_A28</td>
<td>7</td>
<td>LVTTL</td>
<td>Column I/O</td>
<td></td>
</tr>
<tr>
<td>210</td>
<td>SDRAM_A3</td>
<td>FN_A35</td>
<td>7</td>
<td>LVTTL</td>
<td>Column I/O</td>
<td></td>
</tr>
<tr>
<td>211</td>
<td>SDRAM_A4</td>
<td>FN_A42</td>
<td>7</td>
<td>LVTTL</td>
<td>Column I/O</td>
<td></td>
</tr>
</tbody>
</table>

**DDR SDRAM**

You can use double-data rate (DDR) SDRAM devices for a broad range of applications, such as embedded processor systems, image processing, storage, communications, and networking. In addition, the universal adoption of DDR SDRAM in PCs makes DDR SDRAM memory a solution for high-bandwidth applications. DDR SDRAM is a $2^n$ pre-fetch architecture where the internal data bus is twice the width of the external data bus and data transfers occur on both clock edges. It uses a strobe, DQS, which is associated with a group of data pins (DQ) for read and write operations. Both the DQS and DQ ports are bidirectional. Address ports are shared for write and read operations.

Refer to the DDR SDRAM literature on the Altera website for further details on the use of DDR SDRAM memory, including AN 517: Using High-Performance DDR, DDR2, and DDR3 SDRAM With SOPC Builder.

**DDR2 SDRAM**

Double-data rate DDR2 SDRAM is the second generation of double-data rate DDR SDRAM technology, with features such as lower power consumption, higher data bandwidth, enhanced signal quality, and on-die termination. DDR2 SDRAM brings higher memory performance to a broad range of applications, such as PCs, embedded processor systems, image processing, storage, communications, and networking. It is a $4n$ pre-fetch architecture with two data transfers per clock cycle. The memory uses a strobe (DQS) associated with a group of data pins (DQ) for read and write operations. Both the DQ and DQS ports are bidirectional. Address ports are shared for write and read operations.
Off-Chip SRAM and Flash Memory

SOPC Builder systems can directly access many off-chip RAM and ROM devices, without a controller core to drive the off-chip memory. Avalon-MM signals can describe the interfaces on many standard memories, such as SRAM and flash memory. I/O signals on the SOPC Builder system can connect directly to the memory device.

While off-chip memory usually has slower access time than on-chip memory, off-chip memory provides the following benefits:

- Off-chip memory cost-per-bit is less expensive than on-chip memory resources.
- The size of off-chip memory is bounded only by the 32-bit Avalon-MM address space.
- Off-chip ROM, such as flash memory, can be used for bulk storage of nonvolatile data.
- Multiple off-chip RAM and ROM memories can share address and data pins to conserve FPGA I/O resources at the expense of throughput.

Adding off-chip memories to an SOPC Builder system also requires the Avalon-MM Tristate Bridge component.

Component-Level Design for SRAM and Flash Memory

There are several ways to instantiate an interface to an off-chip memory device:

- For common flash interface (CFI) flash memory devices, add the Flash Memory (Common Flash Interface) component in SOPC Builder.
- For Altera development boards, Altera provides SOPC Builder components that interface to the specific devices on each development board. For example, the Nios II EDS includes the components Cypress CY7C1380C SSRAM and IDT71V416 SRAM, which appear on Nios II development boards.

For further details about the features and usage of the SSRAM controller core, refer to the Nios Development Board Cyclone II Edition Reference Manual or Nios Development Board Stratix II Edition.

For further details about the features and usage of the SDRAM controller core, refer to the Building Memory Subsystems Using SOPC Builder chapter in volume 4 of the Quartus II Handbook.

These components make it easy for you to create memory systems targeting Altera development boards. However, these components target only the specific memory device on the board; they do not work for different devices.
For general memory devices, RAM or ROM, you can create a custom interface to the device with the SOPC Builder component editor. Using the component editor, you define the I/O pins on the memory device and the timing requirements of the pins.

In all cases, you must also instantiate the Avalon-MM Tristate Bridge component. Multiple off-chip memories can connect to a single tristate bridge, in order to share pins such as the off-chip address bus.

**Avalon-MM Tristate Bridge**

A tristate bridge connects off-chip devices to the system interconnect fabric. The tristate bridge creates I/O signals for the SOPC Builder system, which you must connect to FPGA pins in the top-level Quartus II project.

The tristate bridge creates address and data pins that can be shared by multiple off-chip devices. This feature lets you conserve FPGA pins when connecting the FPGA to multiple devices with mutually exclusive access.

You must use a tristate bridge in either of the following cases:

- The off-chip device has bidirectional data pins.
- Multiple off-chip devices share the address, data, or both address and data buses.

In SOPC Builder, you instantiate a tristate bridge by instantiating the Avalon-MM Tristate Bridge component. The Avalon-MM Tristate Bridge configuration wizard has a single option: To register incoming (to the FPGA) signals or not.

- **Registered**—This setting adds registers to all FPGA input pins associated with the tristate bridge (outputs from the memory device).
- **Not Registered**—This setting does not add registers between the memory device output pins and the system interconnect fabric.

The Avalon-MM tristate bridge automatically adds registers to output signals from the tristate bridge to off-chip devices.

Registering the input and output signals shortens the register-to-register delay from the memory device to the FPGA, resulting in higher system $f_{\text{MAX}}$ performance. However, the registers add one additional cycle of latency for Avalon-MM masters accessing memory connected to the tristate bridge in each direction. The registers do not affect the timing (setup, hold, and wait) of the transfers from the perspective of the memory device.

For details about the Avalon-MM tristate interface, refer to the Avalon Interface Specifications.

**Flash Memory**

In SOPC Builder, you instantiate an interface to CFI flash memory by adding a Flash Memory (Common Flash Interface) component. If the flash memory is not CFI compliant, you must create a custom interface to the device with the SOPC Builder component editor.
The choice of flash devices and the configuration of the devices on the board help determine the component-level design for the flash memory configuration wizard. Typically, the component-level design task involves parameterizing the flash memory interface to match the devices on the board. Using the Flash Memory (Common Flash Interface) configuration wizard, you must specify the structure (address width and data width) and the timing specifications of the flash memory devices.

For details about features and usage, refer to the *Common Flash Interface Controller Core* chapter in volume 5 of the *Quartus II Handbook*.

For an example of instantiating the Flash Memory (Common Flash Interface) component in an SOPC Builder system, see “Example Design with SRAM and Flash Memory” on page 9–21.

**SRAM**

To instantiate an interface to off-chip SRAM:

1. Create a new component with the SOPC Builder component editor that defines the interface.
2. Instantiate the new interface component in the SOPC Builder system.

The choice of RAM devices and the configuration of the devices on the board determine how you create the interface component. The component-level design task involves entering parameters into the component editor to match the devices on the board.

For details about using the component editor, refer to the *Component Editor* chapter in volume 4 of the *Quartus II Handbook*. 
SOPC Builder System-Level Design for SRAM and Flash Memory

In the SOPC Builder System Contents tab, the Avalon-MM tristate bridge has two ports:

- Avalon-MM slave—This port faces the on-chip logic in the SOPC Builder system. You connect this slave to on-chip masters in the system.

- Avalon-MM tristate master—This port faces the off-chip memory devices. You connect this master to the Avalon-MM tristate slaves on the interface components for off-chip memories.

You assign a clock to the Avalon-MM tristate bridge that determines the Avalon-MM clock cycle time for off-chip devices connected to the tristate bridge.

You must assign base addresses to each off-chip memory. The Avalon-MM tristate bridge does not have an address; it passes unmodified addresses from on-chip masters to off-chip slaves.

Simulation for SRAM and Flash Memory

The SOPC Builder output for simulation depends on the type of memory components in the system:

- Flash Memory (Common Flash Interface) component—This component provides a generic simulation model. You can provide memory initialization contents for simulation in the file `<Quartus II project directory>/<SOPC Builder system name>_sim/<Flash memory component name>.dat`.

- Custom memory interface created with the component editor—In this case, you must manually connect the vendor simulation model to the system testbench. SOPC Builder does not automatically connect simulation models for custom memory components to the SOPC Builder system.

- Altera-provided interfaces to memory devices—Altera provides simulation models for these interface components. You can provide memory initialization contents for simulation in the file `<Quartus II project directory>/<SOPC Builder system name>_sim/<Memory component name>.dat`. Alternately, you can provide a specific vendor simulation model for the memory. In this case, you must manually wire up the vendor memory model in the system testbench.

For further details, see “Simulation Considerations” on page 9–5.

Quartus II Project-Level Design for SRAM and Flash Memory

SOPC Builder generates an SOPC Builder system with top-level I/O signals associated with the tristate bridge and the memory interface components. In the Quartus II project, you must connect the I/O signals to FPGA pins, which connect to the memory devices on the board.

After generating the system with SOPC Builder, you can find the names and directions of the I/O signals in the top-level HDL file for the SOPC Builder system. The file has the name `<Quartus II project directory>/<SOPC Builder system name>.v` or `<Quartus II project directory>/<SOPC Builder system name>.vhd`. You must connect these signals in the top-level Quartus II design file.
You must assign a pin location for each I/O signal in the top-level Quartus II design to match the target board. Depending on the performance requirements for the design, you might have to assign FPGA pins carefully to achieve timing.

SOPC Builder inserts synthesis directives in the top-level SOPC Builder system HDL to assist the Quartus II fitter with signals that interface with off-chip devices. Example 9–2 illustrates a directive. Using \texttt{FAST\_OUTPUT\_REGISTER=ON} places the output register in the IO block, reducing the off-chip delay.

For more information about improving IO timing refer to the I/O Specifications section in \textit{The Quartus II TimeQuest Timing Analyzer} chapter in volume 3 of the \textit{Quartus II Handbook} and the Assignment Editor chapter in volume 2 of the Quartus II Handbook.

\begin{example}
\textbf{Example 9–2.} Synthesis Directive

\begin{verbatim}
reg [22:0] tri_state_bridge_address /* synthesis ALTERA_ATTRIBUTE = "FAST_OUTPUT_REGISTER=ON" */;
\end{verbatim}
\end{example}

### Board-Level Design for SRAM and Flash Memory

Memory requirements determine the board-level configuration of the SRAM and flash memory device or devices. You can lay out memory devices in any configuration, as long as the resulting interface can be described with Avalon-MM signals.

Special consideration is required when connecting the Avalon-MM address signal to the address pins on the memory devices.

The SOPC Builder system presents the smallest number of address lines required to access the largest off-chip memory, which is usually less than 32 address bits. Not all memory devices connect to all address lines.

### Aligning the Least-Significant Address Bits

The Avalon-MM tristate address signal always presents a byte address. Each address location in many memory devices contains more than one byte of data. In this case, the memory device must ignore one or more of the least-significant Avalon-MM address lines. For example, a 16-bit memory device must ignore Avalon-MM address\[0\] (which is a byte address), and connect Avalon-MM address\[1\] to the least-significant address line.

Table 9–1 shows the relationship between Avalon-MM address lines and off-chip address pins for all possible Avalon-MM data widths.

\begin{table}[h]
\centering
\begin{tabular}{|c|c|c|c|c|c|}
\hline
Avalon-MM Address Line & 8-bit Memory & 16-bit Memory & 32-bit Memory & 64-bit Memory & 128-bit Memory \\
\hline
\texttt{address[0]} & A0 & No connect & No connect & No connect & No connect \\
\hline
\texttt{address[1]} & A1 & A0 & No connect & No connect & No connect \\
\hline
\texttt{address[2]} & A2 & A1 & A0 & No connect & No connect \\
\hline
\end{tabular}
\caption{Connecting the Least-Significant Avalon-MM Address Line (Part 1 of 2)}
\end{table}
You must ensure that the address bits are properly assigned when mixed width components are connecting to the tristate bridge. Failing to ensure that the components are properly aligned may result in a board respin.

**Aligning the Most-Significant Address Bits**

The Avalon-MM address signal contains enough address lines for the largest memory connected to the tristate bridge. Smaller off-chip memories might not use all of the most-significant address lines as Figure 9–7 illustrates.

**Figure 9–7.** Connecting a Tristate Bridge to Components with Address Widths and Different Word Sizes
Example Design with SRAM and Flash Memory

This section demonstrates adding a 1-MByte SRAM and an 8-MByte flash memory to the example design. These memory devices connect to the system interconnect fabric through an Avalon-MM tristate bridge.

Adding the Avalon-MM Tristate Bridge

In the Avalon-MM Tristate Bridge configuration wizard, turn on the Registered inputs and outputs option to maximize system f_{MAX}, which increases the read latency by two for both the SRAM and flash memory.

Adding the Flash Memory Interface

The flash memory is 8M × 8-bit, which requires 23 address bits and 8 data bits. Table 9–2 gives the Flash Memory (Common Flash Interface) settings for the example design.

Table 9–2. Flash Memory Interface (CFI)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Attributes</td>
<td></td>
</tr>
<tr>
<td>Presets</td>
<td>AMD29LV065D12R</td>
</tr>
<tr>
<td>Address Width (bits)</td>
<td>23</td>
</tr>
<tr>
<td>Data Width (bits)</td>
<td>8</td>
</tr>
<tr>
<td>Timing</td>
<td></td>
</tr>
<tr>
<td>Setup</td>
<td>40</td>
</tr>
<tr>
<td>Wait</td>
<td>160</td>
</tr>
<tr>
<td>Hold</td>
<td>40</td>
</tr>
<tr>
<td>Units</td>
<td>ns</td>
</tr>
</tbody>
</table>

Adding the SRAM Interface

The SRAM device is 256K × 32-bit, which requires 18 word address bits and 32 data bits. The example design uses a custom memory interface created with the SOPC Builder component editor.

SOPC Builder System Contents Tab

Figure 9–8 shows the SOPC Builder system after adding the Tristate bridge and memory interface components, and configuring them appropriately on the System Contents tab. Figure 9–8 represents the complete example design in SOPC Builder.
After generating the system, the top-level SOPC Builder system file `sopc_memory_system.v` contains the list of I/O signals for SRAM and flash memory that must be connected to FPGA pins, as shown in Example 9–3.

**Example 9–3. I/O Signals for SRAM and Flash Memory**

```
output       address_to_the_ext_flash[23..0];
output       address_to_the_ext_ram[19..0];
output       be_n_to_the_ext_ram[3..0];
output       read_n_to_the_ext_flash;
output       read_n_to_the_ext_ram;
output       read_n_to_the_ext_ram;
output       select_n_to_the_ext_flash;
output       select_n_to_the_ext_ram;
bidirectional tristate_bridge_data [31..0]
output       write_n_to_the_ext_flash;
output       write_n_to_the_ext_ram;
```

The Avalon-MM tristate bridge signals that can be shared are named after the instance of the tristate bridge component, such as `tristate_bridge_data[31:0]`.

**Connecting and Assigning Pins in the Quartus II Project**

Figure 9–9 shows the result of generating the SOPC Builder system for the complete example design.
Figure 9–10 shows the pin assignments in the Quartus II Assignment Editor for some of the SRAM and flash memory pins. The correct pin assignments depend on the target board.

Figure 9–10. Pin Assignments for SRAM and Flash Memory

<table>
<thead>
<tr>
<th>To</th>
<th>Location</th>
<th>W0 Bank</th>
<th>W0 Standard</th>
<th>General Function</th>
<th>Special Function</th>
<th>Reset</th>
</tr>
</thead>
<tbody>
<tr>
<td>tri_state_bridge_address[0]</td>
<td>P0U01B</td>
<td>0</td>
<td>0</td>
<td>Column 0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tri_state_bridge_address[1]</td>
<td>P0U01F</td>
<td>0</td>
<td>0</td>
<td>Column 0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tri_state_bridge_address[2]</td>
<td>P0U01G</td>
<td>0</td>
<td>0</td>
<td>Column 0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tri_state_bridge_address[3]</td>
<td>P0U023</td>
<td>0</td>
<td>0</td>
<td>Column 0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tri_state_bridge_address[4]</td>
<td>P0U024</td>
<td>0</td>
<td>0</td>
<td>Column 0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tri_state_bridge_address[5]</td>
<td>P0U025</td>
<td>0</td>
<td>0</td>
<td>Column 0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tri_state_bridge_address[6]</td>
<td>P0U02A</td>
<td>0</td>
<td>0</td>
<td>Column 0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tri_state_bridge_address[7]</td>
<td>P0U02B</td>
<td>0</td>
<td>0</td>
<td>Column 0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Connecting FPGA Pins to Devices on the Board

Table 9–3 shows the mapping between the Avalon-MM address lines and the address pins on the SRAM and flash memory devices.

Table 9–3. FPGA Connections to SRAM and Flash Memory (Part 1 of 2)

<table>
<thead>
<tr>
<th>Avalon-MM Address Line</th>
<th>Flash Address (8M × 8-bit Data)</th>
<th>SRAM Address (256K × 32-bit data)</th>
</tr>
</thead>
<tbody>
<tr>
<td>tri_state_bridge_address[0]</td>
<td>A0</td>
<td>No connect</td>
</tr>
<tr>
<td>tri_state_bridge_address[1]</td>
<td>A1</td>
<td>No connect</td>
</tr>
<tr>
<td>tri_state_bridge_address[2]</td>
<td>A2</td>
<td>A0</td>
</tr>
<tr>
<td>tri_state_bridge_address[3]</td>
<td>A3</td>
<td>A1</td>
</tr>
<tr>
<td>tri_state_bridge_address[4]</td>
<td>A4</td>
<td>A2</td>
</tr>
<tr>
<td>tri_state_bridge_address[5]</td>
<td>A5</td>
<td>A3</td>
</tr>
<tr>
<td>tri_state_bridge_address[6]</td>
<td>A6</td>
<td>A4</td>
</tr>
<tr>
<td>tri_state_bridge_address[7]</td>
<td>A7</td>
<td>A5</td>
</tr>
</tbody>
</table>
### Table 9–3. FPGA Connections to SRAM and Flash Memory (Part 2 of 2)

<table>
<thead>
<tr>
<th>Avalon-MM Address Line</th>
<th>Flash Address (8M × 8-bit Data)</th>
<th>SRAM Address (256K × 32-bit data)</th>
</tr>
</thead>
<tbody>
<tr>
<td>tri_state_bridge_address[8]</td>
<td>A8</td>
<td>A6</td>
</tr>
<tr>
<td>tri_state_bridge_address[9]</td>
<td>A9</td>
<td>A7</td>
</tr>
<tr>
<td>tri_state_bridge_address[10]</td>
<td>A10</td>
<td>A8</td>
</tr>
<tr>
<td>tri_state_bridge_address[12]</td>
<td>A12</td>
<td>A10</td>
</tr>
<tr>
<td>tri_state_bridge_address[13]</td>
<td>A13</td>
<td>A11</td>
</tr>
<tr>
<td>tri_state_bridge_address[14]</td>
<td>A14</td>
<td>A12</td>
</tr>
<tr>
<td>tri_state_bridge_address[15]</td>
<td>A15</td>
<td>A13</td>
</tr>
<tr>
<td>tri_state_bridge_address[16]</td>
<td>A16</td>
<td>A16</td>
</tr>
<tr>
<td>tri_state_bridge_address[17]</td>
<td>A17</td>
<td>A15</td>
</tr>
<tr>
<td>tri_state_bridge_address[18]</td>
<td>A18</td>
<td>A16</td>
</tr>
<tr>
<td>tri_state_bridge_address[19]</td>
<td>A19</td>
<td>A17</td>
</tr>
<tr>
<td>tri_state_bridge_address[20]</td>
<td>A20</td>
<td>No connect</td>
</tr>
<tr>
<td>tri_state_bridge_address[21]</td>
<td>A21</td>
<td>No connect</td>
</tr>
<tr>
<td>tri_state_bridge_address[22]</td>
<td>A22</td>
<td>No connect</td>
</tr>
</tbody>
</table>
Referenced Documents

This chapter references the following documents:

- Altera Configuration Handbook
- ALTPLL Megafuntion User Guide
- AN 517: Using High-Performance DDR, DDR2, and DDR3 SDRAM With SOPC Builder
- Assignment Editor chapter in volume 2 of the Quartus II Handbook
- Avalon Interface Specifications
- Component Editor chapter in volume 4 of the Quartus II Handbook
- Common Flash Interface Controller Core chapter in volume 5 of the Quartus II Handbook
- Configuration Handbook
- DDR and DDR2 SDRAM Controller Compiler User Guide
- DDR2 SDRAM High-Performance Controller User Guide
- EPCS Device Controller Core chapter in volume 5 of the Quartus II Handbook
- In-System Updating of Memory and Constants in volume 3 of the Quartus II Handbook
- Introduction to the Quartus II Software manual
- Introduction to SOPC Builder chapter in volume 4 of the Quartus II Handbook
- Memory System Design chapter in the Embedded Design Handbook
- Nios II Embedded Processor Design Examples
- Nios II Flash Programmer User Guide
- SDRAM Controller Core chapter in volume 5 of the Quartus II Handbook
- SOPC Builder Components chapter in volume 4 of the Quartus II Handbook
- System Interconnect Fabric for Memory-Mapped Interfaces chapter in volume 4 of the Quartus II Handbook
- The Quartus II TimeQuest Timing Analyzer chapter in volume 3 of the Quartus II Handbook
Document Revision History

Table 9–4 shows the revision history for this chapter.

<table>
<thead>
<tr>
<th>Date and Document Version</th>
<th>Changes Made</th>
<th>Summary of Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>March 2009, v9.0.0</td>
<td>Minor updates to clarify text.</td>
<td></td>
</tr>
<tr>
<td>November 2008, v8.1.1</td>
<td>■ Removed private comments</td>
<td></td>
</tr>
</tbody>
</table>
| November 2008, v8.1.0      | ■ Added text explaining that starting in 6.2, ModelSim turns the VoptFlow option on by default which may optimize away nodes included in preset wave file.  
■ Changed page size to 8.5 x 11 inches |                    |
| May 2008, v8.0.0           | ■ Chapter renumbered from 8 to 9.                                            |                    
■ Added brief new sections referencing DDR-2 and PFLs.  
■ Updated references to Avalon Interface Specifications.  
■ Updated Figures 9-1, 9-14, 9-15, 9-16, and 9-19 with new art. |                    |

For previous versions of the Quartus II Handbook, refer to the Quartus II Handbook Archive.
10. SOPC Builder Component Development Walkthrough

Introduction

This chapter describes the parts of a custom SOPC Builder component and guides you through the process of creating an example custom component, integrating it into a system, and testing it in hardware.

This chapter is divided into the following sections:

- “Design Example: Checksum Hardware Accelerator” on page 10–4. This design example shows you how to develop a component with both Avalon® Memory-Mapped (Avalon-MM) master and slaves.
- “Sharing Components” on page 10–7. This section shows you how to use components in other systems, or share them with other designers.
- “.sopcinfo Files” on page 10–7.

SOPC Builder Components and the Component Editor

An SOPC Builder component is usually composed of the following four types of files:

- HDL files—define the component’s functionality as hardware.
- Hardware Component Description File (.hw.tcl) —describes the SOPC Builder related characteristics, such as interface behaviors. This file is created by the component editor.
- C-language files—define the component register map and driver software to allow programs to control the component.
- Software Component Description File (.sw.tcl) file—used by the software build tools to use and compile the component driver code.

The component editor guides you through the creation of your component. You can then instantiate the component in an SOPC Builder system and make connections in the same manner as other SOPC Builder components. You can also share your component with other designers.

For information about creating the .sw.tcl file, see the Developing Device Drivers for the Hardware Abstraction Layer chapter in the Nios II Software Developer’s Handbook.

Prerequisites

This chapter assumes that you are familiar with the following:

- Building systems with SOPC Builder. For details, refer to the Introduction to SOPC Builder chapter in volume 4 of the Quartus II Handbook.
- SOPC Builder components. For details, refer to the SOPC Builder Components chapter in volume 4 of the Quartus II Handbook.
- Basic concepts of the Avalon-MM interface.
Hardware and Software Requirements

To use the design example in this chapter, in addition to the current version of the Quartus II software and Nios II Embedded Design Suite, you must have the following:

- Design files for the example design—a hyperlink to the design files appears next to the chapter, SOPC Builder Component Development Walkthrough, on the SOPC Builder literature page.
- Nios development board and an Altera® USB-Blaster™ download cable—you can use either of the following Nios development boards:
  - Stratix® II Edition, RoHS compliant version
  - Cyclone® II Edition

If you do not have a development board, you can follow the hardware development steps. You cannot download the complete system without a working board, but you can simulate the system.


Component Development Flow

This section provides an overview of the development process for SOPC Builder components.

Typical Design Steps

A typical development sequence for an SOPC Builder component includes the following items:

1. Specification and definition.
   a. Define the functionality of the component.
   b. Determine component interfaces, such as Avalon Memory-Mapped (Avalon-MM), Avalon Streaming (Avalon-ST), interrupt, or other interfaces.
   c. Determine the component clocking requirements; what interfaces are synchronous to what clock inputs.
   d. If you want a microprocessor to control the component, determine the interface to software, such as the register map.
2. Implement the component in VHDL or Verilog HDL.
3. Import the component into SOPC Builder.
   a. Use the component editor to create a _hw.tcl file that describes the component.
   b. Instantiate the component into an SOPC Builder system.

   When importing an HDL file using the component editor, any parameter definitions that are
dependent upon other defined parameters cause an error. Example 10–1 illustrates the
declaration of a DEPTH parameter which is legal Verilog HDL syntax in the Quartus II software,
but causes an error in the component editor syntax checker.

   Example 10–1. DEPTH Parameter

   ```
   parameter WIDTH = 32;
   parameter DEPTH = ((WIDTH == 32) ? 8 : 16);
   ```

   To avoid this error, use a localparam for the dependent parameter instead, as shown in Example 10–2.

   Example 10–2. localparam Parameter

   ```
   parameter WIDTH = 32;
   localparam DEPTH = ((WIDTH == 32)?8:16);
   ```

4. Develop the software driver, which can occur in parallel with the hardware implementation.
   Create the component’s driver, including a C header file that defines the hardware-level
   register map for software.

   For further details, see the Nios II Software Developer’s Handbook.

5. Perform in-system testing, such as the following:
   a. Test register-level accesses to the component in hardware or simulation using a
      microprocessor, such as the Nios II processor.
   b. Performance benchmarking.

**Hardware Design**

As with any logic design process, the development of SOPC Builder component
hardware begins after the specification phase. Creating the HDL design is often
an iterative process, as you write and verify the HDL logic against the specification.

The architecture of a typical component consists of the following functional blocks:

- **Task logic**—Implements the component’s fundamental function. The task logic is
design dependent.

- **Interface logic**—Provides a standard way of providing data to or getting data from
the components and of controlling the functioning of the components.

For further details, refer to the Avalon Interface Specifications.

Figure 10–1 shows the top-level blocks of a checksum component, which includes
both Avalon-MM master and slaves.
The work flow for developing SOPC Builder hardware, including how to decide upon and implement the register map, is described in the Using the Nios II Software Build Tools chapter in the Nios II Software Developer’s Handbook. Also, guidelines for developing device drivers is described in the Developing Device Drivers for the Hardware Abstraction Layer chapter of the Nios II Software Developer’s Handbook.

**Design Example: Checksum Hardware Accelerator**

Altera has provided a checksum hardware accelerator design example to demonstrate the steps to create a component and instantiate it in a system. This design example is available for download from the Altera literature website. Included in the compressed download file is a readme.pdf that describes how to create and compile the hardware design, and describes how to use the checksum hardware accelerator in your design.

You can use the checksum algorithm in network applications where data integrity must be inspected by the receiving device. The checksum algorithm accumulates data with end-round-carry summation, which means that the carry bit from the accumulator is added to the least significant bit of the next input. After the data is accumulated, you can use the result to verify the data integrity of the data buffer. Because the checksum algorithm operates over a data buffer, you can implement it more efficiently with a pipelined read master. A pipelined read master continuously posts read transactions minimizing the effects of the memory read latency. The checksum accelerator can read data and calculate the checksum result every clock cycle, which you cannot do with a general purpose processor.

The checksum hardware accelerator requires information from a host processor such as the buffer base address, buffer length, and various control signals. As a result, the hardware accelerator exposes an Avalon-MM slave interface so that a host processor can control the read master operation. The host processor also accesses the checksum result from the slave interface. Each piece of information sent or read by the host processor is accessed separately in the register file implemented with the slave interface. For example, the status and control signals are implemented as separate registers because they contain information used for different purposes and have different access capabilities.

Hardware accelerators can operate in parallel with a host processor; consequently, adding an interrupt sender interface to the hardware accelerator increases system performance. While the accelerator is operating on a buffer, the host processor can perform other tasks such as preparing another buffer for transmission. The interrupt is asserted after the buffer checksum is calculated. The host processor can be interrupted by the hardware accelerator to notify it that a checksum result has been calculated. The host processor can then read the checksum value and clear the interrupt by writing to the status register via the accelerator slave interface.
If you want a microprocessor to control your component, you must provide software files that define the software view of the component. At a minimum, you must define the register map for each Avalon-MM slave that is accessible to a processor.

Typically, the header file declares macros to read and write each register in the component, relative to a symbolic base address assigned to the component. Table 10–1 shows the register map of the checksum component for use by the Nios II processor.
In the example checksum project, you can view an example of a software driver in the directory `<projectdir>/ip/checksum_accelerator`, which is the top level folder of the hardware and software for the custom checksum block.

Software drivers abstract hardware details of the component so that software can access the component at a high level. The driver functions provide the software an API to access the hardware. The software requirements vary according to the needs of the component. The most common types of routines initialize the hardware, read data, and write data.

When developing software drivers, you should review the software files provided for other ready-made components. The IP installer provides many components you can use as reference. You can also view the `<Nios II EDS install path>/components` directory for examples.

For details about writing drivers for the Nios II hardware abstraction layer (HAL), refer to the Developing Device Drivers for the Hardware Abstraction Layer chapter of the Nios II Software Developer’s Handbook.

### Verifying the Component

You can verify the component in incremental stages, as you complete more of the design. You should first verify the hardware logic as a unit (which might consist of multiple smaller stages of verification) and later verify the component in a system.

### System Console

The system console is an interactive Tcl console available from within SOPC Builder that provides you with read and write access to the debugging capabilities that are available in your FPGA logic. You can use the system console to control and query the state of the Nios II processor, issue Avalon transactions, board bring-up, and access either JTAG UARTs or system level debug (SLD) nodes.

<table>
<thead>
<tr>
<th>Offset</th>
<th>Name</th>
<th>Rd/Wr</th>
<th>Rd/Wclr</th>
<th>Bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Status</td>
<td>Rd/Wc</td>
<td></td>
<td>31</td>
</tr>
<tr>
<td>4</td>
<td>Read Address (1)</td>
<td>Rd/Wr</td>
<td></td>
<td>30</td>
</tr>
<tr>
<td>8</td>
<td>N/A</td>
<td>—</td>
<td></td>
<td>32</td>
</tr>
<tr>
<td>12</td>
<td>Length (Bytes)</td>
<td>Rd/Wr</td>
<td></td>
<td>31</td>
</tr>
<tr>
<td>16</td>
<td>N/A</td>
<td>—</td>
<td></td>
<td>32</td>
</tr>
<tr>
<td>20</td>
<td>N/A</td>
<td>—</td>
<td></td>
<td>32</td>
</tr>
<tr>
<td>24</td>
<td>Control</td>
<td>Rd/Wr</td>
<td>RC ON</td>
<td>31</td>
</tr>
<tr>
<td>28</td>
<td>Checksum Results</td>
<td>Rd</td>
<td>16-Bit Checksum Result (upper 16 bits are zeros)</td>
<td>32</td>
</tr>
</tbody>
</table>

**Note to Table 10-1:**

(1) Wr=Writable; Rd=Readable; Wc=Write 1 to clear
For further details, refer to the *System Console User Guide*.

**System-Level Verification**

After you package a `_hw.tcl` file with the component editor, you can instantiate the component in a system and verify the functionality of the overall SOPC Builder system.

SOPC Builder provides support for system-level verification for HDL simulators such as ModelSim®. SOPC Builder automatically produces a test bench for system-level verification.

You can include a Nios II processor in your system to enhance simulation capabilities during the verification phase. Even if your component has no relationship to the Nios II processor, the auto-generated ModelSim simulation environment provides an easy-to-use starting point.

**Sharing Components**

When you create a component, component editor saves the `_hw.tcl` file in the same directory as the top-level HDL file. Where appropriate, files referenced by the `_hw.tcl` file are specified relative to the `_hw.tcl` file itself, so the files can easily be moved and copied. To share a component, include it in your IP library.

For more information about including components in an IP library refer to *Finding Components in SOPC Builder* in Chapter 4: SOPC Builder Components in volume 4 of the Quartus II Handbook.

**.sopcinfo Files**

Every time SOPC Builder generates a system, a `<mysystem>.sopcinfo` file is also generated, which contains the following information:

- SOPC Builder project, including:
  - Name and tool version
  - HDL language

- Each module instantiated in the system, including:
  - Name and version
  - Where interface information was found on the disk, such as signal names and types, interface properties, and clock domain mapping
  - Parameter names and values

- Each connection, including:
  - Component and interface connections
  - Base address, Avalon-MM interfaces, IRQ number interfaces
  - Memory map as seen by each master in the system

The `.sopcinfo` file is a report file only, and cannot be edited with SOPC Builder.
Referenced Documents

This chapter references the following documents:

- Developing Device Drivers for the Hardware Abstraction Layer chapter of the Nios II Software Developer’s Handbook
- Introduction to SOPC Builder chapter in volume 4 of the Quartus II Handbook
- SOPC Builder Components chapter in volume 4 of the Quartus II Handbook
- System Console User Guide
- Using the Nios II Software Build Tools chapter in the Nios II Software Developer’s Handbook
Document Revision History

Table 10–2 shows the revision history for this chapter.

### Table 10–2. Document Revision History

<table>
<thead>
<tr>
<th>Date and Document Version</th>
<th>Changes Made</th>
<th>Summary of Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>March 2009, v9.0.0</td>
<td>Corrected direction of transform_data_available and transform_byte_lanes signals in Figure 10–1 on page 10–5.</td>
<td>One correction.</td>
</tr>
</tbody>
</table>
| November 2008, v8.1.0     | • Added reference to new search path for IP chapter 4 of this volume.  
• Correction direction of signals in Figure 10–1.  
• Changed page size to 8.5 x 11 inches. | One correction and one change to reflect changes in underlying software. |
| May 2008, v8.0.0          | • Chapter renumbered from 9 to 10.  
• Removed discussion of the Checksum Design example, which will now be in a readme.pdf file and zipped with the rest of the design files.  
• Deleted references to Avalon Memory-Mapped and Streaming Interface Specifications and changed to Avalon Interface Specifications.  
• New Figure 9-1 and Table 9-1.  
• New section on .sopcinfo file. | Deleted example procedure. |

*For previous versions of the Quartus II Handbook, refer to the Quartus II Handbook Archive.*
This section provides information on Avalon® Memory-Mapped (Avalon-MM) and Avalon Streaming (Avalon-ST) components that can be added to SOPC Builder systems. The components described in these chapters help you to create and optimize your SOPC Builder system. They are provided for free and can be used without a license in any design targeting an Altera device.

This section includes the following chapters:

- Chapter 11, Avalon Memory-Mapped Bridges
- Chapter 12, Avalon Streaming Interconnect Components

For information about the revision history for chapters in this section, refer to each individual chapter for that chapter’s revision history.
Introduction to Bridges

This chapter introduces Avalon® Memory-Mapped (Avalon-MM) bridges, and describes the Avalon-MM bridge components provided by Altera® for use in SOPC Builder systems. You use bridges to control the topology of the generated SOPC Builder system. Bridges are not end-points for data, but rather affect the way data is transported between components. By inserting Avalon-MM bridges between masters and slaves, you control system topology, which in turn affects the interconnect that SOPC Builder generates. You can also use bridges to separate components in different clock domains and to implement clock domain crossing logic. Manual control of the interconnect can result in higher performance or lower logic utilization or both. Altera provides the following Avalon-MM bridges:

- “Avalon-MM Pipeline Bridge” on page 11–7
- “Clock Crossing Bridge” on page 11–10
- “Avalon-MM DDR Memory Half-Rate Bridge” on page 11–18

For additional information on using bridges to optimize and control the topology of SOPC Builder systems, refer to Avalon Memory-Mapped Design Optimizations in the Embedded Design Handbook.

Structure of a Bridge

A bridge has one Avalon-MM slave and one Avalon-MM master, as shown in Figure 11–1. In an SOPC Builder system, one or more masters connect to the bridge slave; in turn, the Avalon-MM bridge master connects to one or more slaves. In Figure 11–1, all three masters have logical connections to all three slaves, although physically each master only connects to the bridge.
Transfers initiated to the bridge’s slave propagate to the master in the same order in which they are initiated on the slave.

For details on the Avalon-MM interface, refer to the *Avalon Interface Specifications*.

**Reasons for Using a Bridge**

When you have no bridges between master-slave pairs, SOPC Builder generates a system interconnect fabric with maximum parallelism, such that all masters can drive transactions to all slaves concurrently, as long as each master accesses a different slave. For systems that do not require a large degree of concurrency, the default behavior might not provide optimal performance. With knowledge of the system and application, you can optimize the system interconnect fabric by inserting bridges to control the system topology.

*Figure 11–2* and *Figure 11–3* show an SOPC system without bridges. This system includes three CPUs, a DDR SDRAM controller, a message buffer RAM, a message buffer mutex, and a tristate bridge to an external SRAM.
Figure 11–2. Example System Without Bridges—SOPC Builder View

<table>
<thead>
<tr>
<th>Use</th>
<th>Connections</th>
<th>Module Name</th>
<th>Description</th>
<th>Base</th>
</tr>
</thead>
<tbody>
<tr>
<td>cp1</td>
<td>instruction_master</td>
<td>No1 Processor</td>
<td>Avalon Master</td>
<td>10h</td>
</tr>
<tr>
<td>cp2</td>
<td>instruction_master</td>
<td>No1 Processor</td>
<td>Avalon Master</td>
<td>10h</td>
</tr>
<tr>
<td>cp3</td>
<td>instruction_master</td>
<td>No1 Processor</td>
<td>Avalon Master</td>
<td>10h</td>
</tr>
<tr>
<td>ddr_debug_module</td>
<td></td>
<td>DDR SDRAM Memory Controller</td>
<td>Avalon Slave</td>
<td>0x10000000</td>
</tr>
<tr>
<td>msg_buffer_RAM</td>
<td></td>
<td>On-Chip Memory (RAM or ROM)</td>
<td>Avalon Slave</td>
<td>0x20780000</td>
</tr>
<tr>
<td>msg_buffer_mux</td>
<td></td>
<td>Mux</td>
<td>Avalon Slave</td>
<td>0x20800000</td>
</tr>
<tr>
<td>external_DDR</td>
<td></td>
<td>External DDR Bridge</td>
<td>Avalon Slave</td>
<td>0x07f00000</td>
</tr>
<tr>
<td>external_SRAM</td>
<td></td>
<td>External SRAM</td>
<td>Avalon Slave</td>
<td>0x07f00000</td>
</tr>
</tbody>
</table>

Figure 11–3 illustrates the default system interconnect fabric for the system in Figure 11–2.

Figure 11–3. Example System without Bridges—System Interconnect View
Figure 11–4 and Figure 11–5 show how inserting bridges can affect the generated logic. For example, if the DDR SDRAM controller can run at 166 MHz and the CPUs accessing it can run at 120 MHz, inserting an Avalon-MM clock-crossing bridge between the CPUs and the DDR SDRAM has the following benefits:

- Allows the CPU and DDR interfaces to run at different frequencies.
- Places system interconnect fabric for the arbitration logic and multiplexer for the DDR SDRAM controller in the slower clock domain.
- Reduces the complexity of the interconnect logic in the faster domain, allowing the system to achieve a higher $f_{\text{MAX}}$.

Inserting the clock-crossing bridge does increase read latency and may not be beneficial unless your system includes more devices that access the memory.

In the system illustrated in Figure 11–4, the message buffer RAM and message buffer mutex must respond quickly to the CPUs, but each response includes only a small amount of data. Placing an Avalon-MM pipeline bridge between the CPUs and the message buffers results in the following benefits:

- Eliminates separate arbiter logic for the message buffer RAM and message buffer mutex, which reduces logic utilization and propagation delay, thus increasing the $f_{\text{MAX}}$.
- Reduces the overall size and complexity of the system interconnect fabric.

**Figure 11–4.** Example SOPC System with Bridges—SOPC Builder View

<table>
<thead>
<tr>
<th>Use</th>
<th>Connections</th>
<th>Module Name</th>
<th>Description</th>
<th>Clock</th>
<th>Base</th>
<th>End</th>
<th>IRG</th>
</tr>
</thead>
<tbody>
<tr>
<td>✔</td>
<td></td>
<td><strong>cortex</strong></td>
<td></td>
<td>clk</td>
<td>0x04000000</td>
<td>0x10000000</td>
<td>0x20000000</td>
</tr>
<tr>
<td>✔</td>
<td></td>
<td>instruction_master</td>
<td></td>
<td>clk</td>
<td>0x00000000</td>
<td>0x08000000</td>
<td>0x0C000000</td>
</tr>
<tr>
<td>✔</td>
<td></td>
<td>debug_module</td>
<td></td>
<td>clk</td>
<td>0x00000000</td>
<td>0x00000000</td>
<td>0x01000000</td>
</tr>
<tr>
<td>✔</td>
<td></td>
<td><strong>cortex</strong></td>
<td></td>
<td>clk</td>
<td>0x00000000</td>
<td>0x00000000</td>
<td>0x01000000</td>
</tr>
<tr>
<td>✔</td>
<td></td>
<td>instruction_master</td>
<td></td>
<td>clk</td>
<td>0x00000000</td>
<td>0x00000000</td>
<td>0x01000000</td>
</tr>
<tr>
<td>✔</td>
<td></td>
<td>debug_module</td>
<td></td>
<td>clk</td>
<td>0x00000000</td>
<td>0x00000000</td>
<td>0x01000000</td>
</tr>
<tr>
<td>✔</td>
<td></td>
<td><strong>cortex</strong></td>
<td></td>
<td>clk</td>
<td>0x00000000</td>
<td>0x00000000</td>
<td>0x01000000</td>
</tr>
<tr>
<td>✔</td>
<td></td>
<td>instruction_master</td>
<td></td>
<td>clk</td>
<td>0x00000000</td>
<td>0x00000000</td>
<td>0x01000000</td>
</tr>
<tr>
<td>✔</td>
<td></td>
<td>debug_module</td>
<td></td>
<td>clk</td>
<td>0x00000000</td>
<td>0x00000000</td>
<td>0x01000000</td>
</tr>
<tr>
<td>✔</td>
<td></td>
<td><strong>bridge</strong></td>
<td>Avalon-MM Clock Crossing Bridge</td>
<td>clk</td>
<td>0x00000000</td>
<td>0x01000000</td>
<td>0x01000000</td>
</tr>
<tr>
<td>✔</td>
<td></td>
<td>master</td>
<td></td>
<td>clk</td>
<td>0x00000000</td>
<td>0x01000000</td>
<td>0x01000000</td>
</tr>
<tr>
<td>✔</td>
<td></td>
<td>s1</td>
<td></td>
<td>clk</td>
<td>0x00000000</td>
<td>0x01000000</td>
<td>0x01000000</td>
</tr>
<tr>
<td>✔</td>
<td></td>
<td>sram</td>
<td></td>
<td>clk</td>
<td>0x00000000</td>
<td>0x01000000</td>
<td>0x01000000</td>
</tr>
<tr>
<td>✔</td>
<td></td>
<td>sram</td>
<td></td>
<td>clk</td>
<td>0x00000000</td>
<td>0x01000000</td>
<td>0x01000000</td>
</tr>
<tr>
<td>✔</td>
<td></td>
<td>sram</td>
<td></td>
<td>clk</td>
<td>0x00000000</td>
<td>0x01000000</td>
<td>0x01000000</td>
</tr>
<tr>
<td>✔</td>
<td></td>
<td>sram</td>
<td></td>
<td>clk</td>
<td>0x00000000</td>
<td>0x01000000</td>
<td>0x01000000</td>
</tr>
<tr>
<td>✔</td>
<td></td>
<td>sram</td>
<td></td>
<td>clk</td>
<td>0x00000000</td>
<td>0x01000000</td>
<td>0x01000000</td>
</tr>
</tbody>
</table>

If an orange triangle appears next to an address in Figure 11–4, it indicates that the address is an offset value and is not the true value of the address in the address map.

Figure 11–5 shows the system interconnect fabric that SOPC Builder creates for the system in Figure 11–4. Figure 11–5 is the same system that is pictured in Figure 11–3 with bridges to control system topology.
Address Mapping for Systems with Avalon-MM Bridges

An Avalon-MM bridge has an address span and range that are defined as follows:

- The address span of an Avalon-MM bridge is the smallest power-of-two size that encompasses all of its slave’s ranges.
- The address range of an Avalon-MM bridge is a numerical range from its base address to its base address plus its (span - 1).

**Equation 11–1.**

\[ \text{range} = [\text{base\_address} .. (\text{base\_address} + (\text{span} - 1))]; \]
SOPC Builder follows several rules in constructing an address map for a system with Avalon-MM bridges:

1. The address span of each Avalon-MM slave is rounded up to the nearest power of two.

2. Each Avalon-MM slave connected to a bridge has an address relative to the base address of the bridge. This address must be a multiple of its span. (See Figure 11–6.)

3. In the example shown in Figure 11–6, if the address span of Slave 1 is 0x100 and the address span of Slave 2 is 0x200, Figure 11–7 illustrates the address span of the Avalon-MM bridge.

---

**Figure 11–6.** Avalon-MM Master and Slave Addresses

Avalon-MM Master1 sees Slave1 at Addr = 0x1100
Avalon-MM Master1 sees Slave2 at Addr = 0x1400

**Figure 11–7.** The Address Span of an Avalon-MM Bridge

---
Tools for Visualizing the Address Map

The Base Address column of the System Contents tab displays the base address offset of the Avalon-MM slave relative to the base address of the Avalon-MM bridge to which it is connected. You can see the absolute address map for each master in the system by clicking Address Map on the System Contents tab.

Differences between Avalon-MM Bridges and Avalon-MM Tristate Bridges

You use Avalon-MM bridges to control topology and separate clock domains for on-chip components. You use tristate bridges to connect to off-chip components and to share pins, decreasing the overall pin count of the device. Tristate bridges are transparent, meaning that they do not affect the addresses of the components to which they connect.

For more information about the Avalon-MM tristate bridge, refer to the SOPC Builder Memory Subsystem Development Walkthrough chapter in volume 4 of the Quartus II Handbook.

Avalon-MM Pipeline Bridge

This section describes the hardware structure and functionality of the Avalon-MM pipeline bridge component.

Component Overview

The Avalon-MM pipeline bridge inserts registers in the path between its master and slaves. In a given SOPC Builder system, if the critical register-to-register delay occurs in the system interconnect fabric, the pipeline bridge can help reduce this delay and improve system f_{MAX}.

The bridge allows you to independently pipeline different groups of signals that can create a critical timing path in the interconnect:

- Master-to-slave signals, such as address, write data, and control signals
- Slave-to-master signals, such as read data
- The waitrequest signal to the master

You can also use the Avalon-MM pipeline bridge to control topology without adding a pipeline stage. To instantiate a bridge that does not add any pipeline stages, simply do not select any of the Pipeline Options on the parameter page. For the system illustrated in Figure 11–5, a pipeline bridge that does not add a pipeline register stage is optimal because the CPUs benefit from minimal delay from the message buffer mutex and message buffer RAM.

A pipeline bridge with no latency cannot be used with slaves that support pipelined reads. If a slave does not have read latency, you cannot connect it to a bridge with no pipeline stages, because the pipeline bridge slave port has a readdatavalid signal. Pipelined read components cannot have zero read latency. Some examples of 0 latency components available in SOPC Builder include the UART, Timer and SPI core. You you are connecting a pipeline bridge to one of these components, increase the read latency from 0 to 1.
The Avalon-MM pipeline bridge component integrates easily into any SOPC Builder system.

**Functional Description**

Figure 11–8 shows a block diagram of the Avalon-MM pipeline bridge component.

**Figure 11–8. Avalon-MM Pipeline Bridge Block Diagram**

The following sections describe the component’s hardware functionality.

**Interfaces**

The bridge interface is composed of an Avalon-MM slave and an Avalon-MM master. The data width of the ports is configurable, which can affect how SOPC Builder generates dynamic bus sizing logic in the system interconnect fabric. Both ports support Avalon-MM pipelined transfers with variable latency. Both ports optionally support bursts of lengths that you can configure.
Pipeline Stages and Effects on Latency

The bridge provides three optional register stages to pipeline the following groups of signals.

- Master-to-slave signals, including:
  - address
  - writedata
  - write
  - read
  - byteenable
  - chipselect
  - burstcount (optional)

- Slave-to-master signals, including:
  - readdata
  - readdatavalid

- The waitrequest signal to the master

When you include a register stage, it affects the timing and latency of transfers through the bridge, as follows:

- The latency increases by one cycle in each direction.
- Write transfers on the master side of the bridge are decoupled from write transfers on the slave side of the bridge because Avalon-MM write transfers do not require an acknowledge signal from the slave.
- Including the waitrequest register stage increases the latency of master-to-slave signals by one additional cycle when the waitrequest signal is asserted.

Burst Support

The bridge can support bursts with configurable maximum burst length. When configured to support bursts, the bridge propagates bursts between master-slave pairs, up to the maximum burst length. Not having burst support is equivalent to a maximum burst length of one. In this case, the system interconnect fabric automatically decomposes master-to-bridge bursts into a sequence of individual transfers.

Example System with Avalon-MM Pipeline Bridges

Figure 11–9 illustrates a system in which seven Avalon-MM masters are accessing a single DDR2 memory controller. By inserting two Avalon-MM pipeline bridges, you can limit the complexity of the multiplexer that would be required.
The Avalon-MM clock-crossing bridge allows you to connect Avalon-MM master and slaves that operate in different clock domains. Without a bridge, SOPC Builder automatically includes generic clock domain crossing (CDC) logic in the system interconnect fabric, but it does not provide optimal performance for high-throughput applications. Because the clock-crossing bridge includes a buffering mechanism, you can pipeline multiple read and write transfers. After an initial penalty for the first read or write, there is no additional latency penalty for pending reads and writes, increasing throughput at the expense primarily of on-chip memory. The clock-crossing bridge has parameterizeable FIFOs for master-to-slave and slave-to-master signals, and allows burst transfers across clock domains.

The Avalon-MM clock-crossing bridge component is SOPC Builder-ready and integrates easily into any SOPC Builder-generated system.

**Choosing Clock Crossing Methodology**

When determining clock frequencies for your components, you should also consider the impact on the latency that transferring data across clock domains can cause. Whether you use a clock-crossing bridge or rely on the clock domain adapter created automatically by SOPC Builder, additional latency occurs. You should also consider the resource usage and throughput capabilities of each solution.
If you rely on the automatically generated clock crossing adapter to connect master and slave ports driven by separate clock inputs, there is a fixed latency penalty associated to each transfer. Each transfer becomes blocking, meaning that while one transfer is underway another cannot begin until the first completes. For this reason, you should not connect high-speed, pipelined components such as SDRAM memory to a master on a different clock domain without using a clock-crossing bridge between them. The clock crossing bridge, on the other hand, can queue multiple transfers, so that even though the latency increases, the throughput does not decrease.

Because a clock crossing adapter is generated for every master and slave pair, you should use a clock crossing bridge if your design contains multiple master and slave pairs operating in different clock domains. Alternatively, if your design uses a large amount of on-chip memory, you may need to use a clock domain adapter, because the clock-crossing bridge uses on-chip memory resources for buffering.

**Functional Description**

Figure 11–10 shows a block diagram of the Avalon-MM clock-crossing bridge component. The following sections describe the component’s hardware functionality.

**Figure 11–10. Avalon-MM Clock-Crossing Bridge Block Diagram**

**Interfaces**

The bridge interface comprises an Avalon-MM slave and an Avalon-MM master. The data width of the ports is configurable, which affects the size of the bridge hardware and how SOPC Builder generates dynamic bus sizing logic in the system interconnect fabric. Both ports support Avalon-MM pipelined transfers with variable latency. Both ports optionally support bursts of user-configurable length. Ideally, the settings for one port match the other, such that there are no mixed data widths or bursting capabilities.
Clock Crossing Bridge and FIFOs

Two FIFOs in the bridge transport address, data, and control signals across the clock domains. One FIFO captures data and controls traveling in the master-to-slave direction, and the other FIFO captures data in the slave-to-master direction. Clock crossing logic surrounding the FIFOs coordinates the details of passing data across the clock-domain boundaries and ensures that the FIFOs do not overflow or underflow.

The signals that pass through the master-to-slave FIFO include:

■ writedata
■ address
■ read
■ write
■ byteenable
■ burstcount, when bursting is enabled

The signals that pass through the slave-to-master FIFO include:

■ readdata
■ readdatavalid

You can configure the depth of each FIFO. Because there are more signals traveling in the master-to-slave direction, changing the depth of the master-to-slave FIFO has a greater impact on the memory utilization of the bridge.

For read transfers across the bridge, the FIFOs in both directions incur latency for data to return from the slave. To avoid paying a latency penalty for each transfer, the master can issue multiple reads that are queued in the FIFO. The slave of the bridge asserts readdatavalid when it drives valid data and asserts waitrequest when it is not ready to accept more reads.

For write transfers, the master-to-slave FIFO causes a delay between the master-to-bridge transfers and the corresponding bridge-to-slave transfers. Because Avalon-MM write transfers do not require an acknowledge from the slave, multiple write transfers from master-to-bridge might complete by the time the bridge initiates the corresponding bridge-to-slave transfers.

Burst Support

The bridge optionally supports bursts with configurable maximum burst length. When configured to support bursts, the bridge propagates bursts between master-slave pairs, up to the maximum burst length. Not having burst support is equivalent to a maximum burst length of one. In this case, the system interconnect fabric automatically breaks master-to-bridge bursts into a sequence of individual transfers.

When you configure the bridge to support bursts, you must configure the slave-to-master FIFO depth deeply enough to capture all burst read data without overflowing. The masters connected to the bridge could potentially fill the master-to-slave FIFO with read burst requests; therefore, the minimum slave-to-master FIFO depth is described by equation given in Example 11–1.
Example 11–1. Minimum Slave-To-Master FIFO Depth

\[
\text{Example System with Avalon-MM Clock-Crossing Bridges}
\]

Figure 11–11 uses Avalon-MM clocking crossing bridges to separate slave components into two groups. The low-performance slave components are placed behind a single bridge and clocked at a low speed. The high performance components are placed behind a second bridge and clocked at a higher speed. By inserting clock-crossing bridges in the system, you optimize the interconnect fabric and allow the Quartus® II fitter to expend effort optimizing paths that require minimal propagation delay.

Figure 11–11. One Avalon-MM Master with Two Groups of Avalon-MM Slaves
# Instantiating the Avalon-MM Clock-Crossing Bridge in SOPC Builder

Table 11–1 describes the options available on the Parameter Settings page of the MegaWizard™ interface.

<table>
<thead>
<tr>
<th>Master-to-slave FIFO</th>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>FIFO depth</td>
<td>8, 16, 32</td>
<td>Determines the depth of the FIFO.</td>
</tr>
<tr>
<td>Construct FIFO with registers instead of memory blocks</td>
<td>On/Off</td>
<td>When you turn on this option, the FIFO uses registers as storage instead of embedded memory blocks. This can considerably increase the size of the bridge hardware and lower the $f_{\text{MAX}}$.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Slave-to-master FIFO</th>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>FIFO depth</td>
<td>8, 16, 32, 64, 128, 256, 512, 1024</td>
<td>Determines the depth of the FIFO.</td>
</tr>
<tr>
<td>Construct FIFO with registers instead of memory blocks</td>
<td>On/Off</td>
<td>When you turn on this option, the FIFO uses registers as storage instead of embedded memory blocks. This can considerably increase the size of the bridge hardware and lower the $f_{\text{MAX}}$.</td>
</tr>
</tbody>
</table>

### Common options

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data width</td>
<td>8, 16, 32, 64, 128, 256, 512, 1024</td>
<td>Determines the data width of the interfaces on the bridge, and affects the size of both FIFOs. For the highest bandwidth, set Data width to be as wide as the widest master connected to the bridge.</td>
</tr>
<tr>
<td>Slave domain synchronizer length</td>
<td>2–8</td>
<td>The number of pipeline stages in the clock crossing logic in the issuing master to target slave direction. Increasing this value leads to a larger meantime between failures (MTBF). You can determine the MTBF for a given design can be determined by running a TimeQuest timing analysis.</td>
</tr>
<tr>
<td>Master domain synchronizer length</td>
<td>2–8</td>
<td>The number of pipeline stages in the clock crossing logic in the issuing master to target slave direction. Increasing this value leads to a larger meantime between failures (MTBF). You can determine the MTBF for a given design can be determined by running a TimeQuest timing analysis.</td>
</tr>
</tbody>
</table>

### Burst settings

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Allow bursts</td>
<td>On/Off</td>
<td>Includes logic for the bridge’s master and slaves to support bursts. You can use this option to restrict the minimum depth for the slave-to-master FIFO.</td>
</tr>
<tr>
<td>Maximum burst size</td>
<td>2, 4, 8, 16, 32, 64, 128, 256, 512, 1024</td>
<td>Determines the maximum length of bursts for the bridge to support, when you turn on Allow bursts.</td>
</tr>
</tbody>
</table>
Clock Domain Crossing Logic

SOPC Builder generates CDC logic that hides the details of interfacing components operating in different clock domains. The system interconnect fabric upholds the Avalon-MM protocol with each port independently, and therefore masters do not need to incorporate clock adapters in order to interface to slaves on a different domain. The system interconnect fabric logic propagates transfers across clock domain boundaries automatically.

The clock-domain adapters in the system interconnect fabric provide the following benefits that simplify system design efforts:

- Allow component interfaces to operate at different clock frequencies.
- Eliminate the need to design CDC hardware.
- Allow each Avalon-MM port to operate in only one clock domain, which reduces design complexity of components.
- Enable masters to access any slave without communication with the slave clock domain.
- Allow you to focus performance optimization efforts only on components that require fast clock speed.

Description of Clock Domain Adapter

The clock domain adapter consists of two finite state machines (FSM), one in each clock domain, that use a simple hand-shaking protocol to propagate transfer control signals (read_request, write_request, and the master wait_request signals) across the clock boundary. Figure 11–12 shows a block diagram of the clock domain adapter between one master and one slave.

Figure 11–12. Block Diagram of Clock Crossing Adapter
The synchronizer blocks in Figure 11–12 use multiple stages of flipflops to eliminate the propagation of metastable events on the control signals that enter the handshake FSMs.

The CDC logic works with any clock ratio. Altera tests the CDC logic extensively on a variety of system architectures, both in simulation and in hardware, to ensure that the logic functions correctly.

The typical sequence of events for a transfer across the CDC logic is described as follows:

1. Master asserts address, data, and control signals.
2. The master handshake FSM captures the control signals, and immediately forces the master to wait.
   
   The FSM uses only the control signals, not address and data. For example, the master simply holds the address signal constant until the slave side has safely captured it.

3. Master handshake FSM initiates a transfer request to the slave handshake FSM.
4. The transfer request is synchronized to the slave clock domain.
5. The slave handshake FSM processes the request, performing the requested transfer with the slave.
6. When the slave transfer completes, the slave handshake FSM sends an acknowledge back to the master handshake FSM.
7. The acknowledge is synchronized back to the master clock domain.
8. The master handshake FSM completes the transaction by releasing the master from the wait condition.

Transfers proceed as normal on the slave and the master side, without a special protocol to handle crossing clock domains. From the perspective of a slave, there is nothing different about a transfer initiated by a master in a different clock domain. From the perspective of a master, a transfer across clock domains simply requires extra clock cycles. Similar to other transfer delay cases (for example, arbitration delay or wait states on the slave side), the system interconnect fabric simply forces the master to wait until the transfer terminates. As a result, pipeline master ports do not benefit from pipelining when performing transfers to a different clock domain.

**Location of Clock Domain Adapter**

You can use the clock crossing bridge described in the following paragraphs for higher throughput clock crossing, at the expense of memory resources.

SOPC Builder automatically determines where to insert the CDC logic, based on the system contents and the connections between components. SOPC Builder places CDC logic to maintain the highest transfer rate for all components. SOPC Builder evaluates the need for CDC logic for each master and slave pair independently, and generates CDC logic wherever necessary.
Duration of Transfers Crossing Clock Domains

CDC logic extends the duration of master transfers across clock domain boundaries. In the worst case which is for reads, each transfer is extended by five master clock cycles and five slave clock cycles. Assuming the default value of 2 for the Master domain synchronizer length and the Slave domain synchronizer length, the components of this delay are the following:

- Four additional master clock cycles, due to the master-side clock synchronizer
- Four additional slave clock cycles, due to the slave-side clock synchronizer
- One additional clock in each direction, due to potential metastable events as the control signals cross clock domains

Systems that require a higher performance clock should use the Avalon-MM clock crossing bridge instead of the automatically inserted CDC logic. The clock crossing bridge includes a buffering mechanism, so that multiple reads and writes can be pipelined. After paying the initial penalty for the first read or write, there is no additional latency penalty for pending reads and writes, increasing throughput by up to four times, at the expense of added logic resources.

For more information, refer to the System Interconnect Fabric for Streaming Interfaces chapter in volume 4 of the Quartus II Handbook and Avalon Memory-Mapped Design Optimizations in the Embedded Design Handbook.

Implementing Multiple Clock Domains in SOPC Builder

You specify the clock domains used by your system on the System Contents tab of SOPC Builder. You define the input clocks to the system with the Clock Settings table. Clock sources can be driven by external input signals to the SOPC Builder system or by PLLs inside the SOPC Builder system. Clock domains are differentiated based on the name of the clock. You may create multiple asynchronous clocks with the same frequency.

To specify which clock drives which components you must display the Clock column in the System Contents tab. By default, clock names are not displayed. To display clock names in the Module Name column and the clocks in the Clock column in the System Contents tab, right-click in the Module Name column and click Show All. To connect a clock to follow these steps.

1. Click in the Clock column next to the clock port. A list of available clock signals appears.
2. Select the appropriate signal from the list of available clocks. Figure 11–13 illustrates this step.
Avalon-MM DDR Memory Half-Rate Bridge

The Avalon Memory-Mapped (MM) Half-Rate Bridge core is a special-purpose clock-crossing bridge intended for CPUs that require low-latency access to high-speed memory. The core works under the assumption that the memory clock is twice the frequency of the CPU clock, with zero phase shift between the two. It allows high speed memory to run at full rate while providing low-latency interface for a CPU to access it by using lightweight logic that translates one single-word request into a two-word burst to a memory running at twice the clock frequency and half the width. For systems with a 8-bit DDR interface, using the Half-Rate DDR Bridge in conjunction with a DDR SDRAM high-performance memory controller creates a datapath that matches the throughput of the DDR memory to the CPU. This half-rate bridge provides the same functionality as the clock crossing bridge, but with significantly lower latency—2 cycles instead of 12.

The core’s master interface is designed to be connected to a high-speed DDR SDRAM controller and thus only supports bursting. Because the slave interface is designed to receive single-word requests, it does not support bursting. Figure 11–14 shows a system including an 8-bit DDR memory, a high-performance memory controller, the Half-Rate DDR Bridge, and a CPU.

Avalon-MM DDR Memory Half-Rate Bridge core has the following features and requirements:

- SOPC Builder ready with TimeQuest Timing Analyzer constraints
Chapter 11: Avalon Memory-Mapped Bridges

Avalon-MM DDR Memory Half-Rate Bridge

- Requires master clock and slave clock to be synchronous
- Handles different bus sizes between CPU and memory
- Requires the frequency of the master clock to be double of the slave clock
- Has configurable address and data port widths in the master interface

Resource Usage and Performance

This section lists the resource usage and performance data for supported devices when operating the Half-Rate Bridge with a full-rate DDR SDRAM high-performance memory controller.

Using the Half-Rate Bridge with a full-rate DDR SDRAM high-performance memory controller results an average of 48% performance improvement over a system using a half-rate DDR SDRAM high-performance memory controller in a series of embedded applications. The performance improvement is 62.2% based on the Dhrystone benchmark, and 87.7% when accessing memory bypassing the cache. For memory systems that use the Half-Rate bridge in conjunction with DDR2/3 High Performance Controller, the data throughput is the same on the Half-Rate Bridge master and slave interfaces. The decrease in memory latency on the Half-Rate Bridge slave interface results in higher performance for the processor.

Table 11–2 shows the resource usage for Stratix II and Stratix III devices.

<table>
<thead>
<tr>
<th>Device Family</th>
<th>Combinational ALUTs</th>
<th>ALMs</th>
<th>Logic Register</th>
<th>Memory M512/M4K/M-RAM</th>
</tr>
</thead>
<tbody>
<tr>
<td>Stratix II</td>
<td>58</td>
<td>143</td>
<td>153</td>
<td>0</td>
</tr>
<tr>
<td>Stratix III</td>
<td>59</td>
<td>135</td>
<td>154</td>
<td>0</td>
</tr>
</tbody>
</table>

Table 11–3 lists the resource usage for a Cyclone III device.

<table>
<thead>
<tr>
<th>Logic Cells (LC)</th>
<th>Logic Register</th>
<th>LUT-only LC</th>
<th>Register-only LC</th>
<th>LUT/Register LCs</th>
<th>Memory M512/M4K/M-RAM</th>
</tr>
</thead>
<tbody>
<tr>
<td>233</td>
<td>152</td>
<td>30</td>
<td>84</td>
<td>119</td>
<td>0</td>
</tr>
</tbody>
</table>

Functional Description

The Avalon MM DDR Memory Half Rate Bridge works under two constraints:

- Its memory-side master has a clock frequency that is synchronous (zero phase shift) to, and twice the frequency of, the CPU-side slave.
- Its memory-side master is half as wide as its CPU-side slave.
The bridge leverages these two constraints to provide lightweight, low-latency clock-crossing logic between the CPU and the memory. These constraints are in contrast with the Avalon-MM Clock-Crossing Bridge, which makes no assumptions about the frequency/phase relationship between the master- and slave-side clocks, and provides higher-latency logic that fully-synchronizes all signals that pass between the two domains.

The Avalon MM DDR Memory Half-Rate Bridge has an Avalon-MM slave interface that accepts single-word (non-bursting) transactions. When the slave interface receives a transaction from a connected CPU, it issues a two-word burst transaction on its master interface (which is half as wide and twice as fast). If the transaction is a read request, the bridge’s master interface waits for the slave’s two-word response, concatenates the two words, and presents them as a single readdata word on its slave interface to the CPU. Every time the data width is halved, the clock rate is doubled. As a result, the data throughput is matched between the CPU and the off-chip memory device.

Figure 11–15 shows the latency in the Avalon-MM Half-Rate Bridge core. The core adds two cycles of latency in the slave clock domain for read transactions. The first cycle is introduced during the command phase of the transaction and the second cycle, during the response phase of the transaction. The total latency is \(2 + <x>\), where \(<x>\) refers to the latency of the DDR SDRAM high-performance memory controller. Using the clock crossing bridge for this same purpose would impose approximately 12 cycles of additional latency.

Figure 11–15. Avalon-MM DDR Memory Half-Rate Bridge Block Diagram

**Instantiating the Core in SOPC Builder**

Use the MegaWizard Plug-In Manager for the Avalon-MM Half-Rate Bridge core in SOPC Builder to specify the core’s configuration. Table 11–4 describes the parameters that can be configured for the Avalon-MM Half-Rate Bridge core.

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data Width</td>
<td>8, 16, 32, 64,</td>
<td>The width of the data signal in the master interface.</td>
</tr>
<tr>
<td></td>
<td>128, 256, 512</td>
<td></td>
</tr>
<tr>
<td>Address Width</td>
<td>1 - 32</td>
<td>The width of the address signal in the master interface.</td>
</tr>
</tbody>
</table>
Table 11–5 describes the parameters that are derived based on the Data Width and Address Width settings for the Avalon-MM Half-Rate Bridge core.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Master interface’s Byte Enable Width</td>
<td>The width of the byte-enable signal in the master interface.</td>
</tr>
<tr>
<td>Slave interface’s Data Width</td>
<td>The width of the data signal in the slave interface.</td>
</tr>
<tr>
<td>Slave interface’s Address Width</td>
<td>The width of the address signal in the slave interface.</td>
</tr>
<tr>
<td>Slave interface’s Byte Enable Width</td>
<td>The width of the byte-enable signal in the slave interface.</td>
</tr>
</tbody>
</table>

Example System

The following example provides high-level steps showing how the Avalon-MM DDR Memory Half-Rate Bridge core is connected in a system. This example assumes that you are familiar with the SOPC Builder GUI.

For a quick introduction to this tool, read of the one-hour online course, Using SOPC Builder.

1. Add a Nios II Processor to the system.
2. Add a DDR2 SDRAM High-Performance Controller and configure it to full-rate mode.
3. Add Avalon-MM DDR Memory Half-Rate Bridge to the system.
4. Configure the parameters of the Avalon-MM DDR Memory Half-Rate Bridge based on the memory controller. For example, for a 32 MByte DDR memory controller in full rate mode with 8 DQ pins (see Figure 11–14), the parameters should be set as the following:
   - **Data Width = 16**
     For a memory controller that has 8 DQ pins, its local interface width is 16 bits. The local interface width and the data width must be the same, therefore data width is set to 16 bits.
   - **Address Width = 25**
     For a memory capacity of 32 MBytes, the byte address is 25 bits. Because the master address of the bridge is byte aligned, the address width is set to 25 bits.
5. Connect altmemddr_auxhalf to the slave clock interface (clk_s1) of the Half-Rate Bridge.
6. Connect altmemddr_sysclk to the master clock interface (clk_m1) of the Half-Rate Bridge.
7. Remove all connections between Nios II processor and the memory controller, if there are any.
8. Connect the master interface (m1) of the Avalon-MM DDR Memory Half-Rate Bridge to the memory controller slave interface.
9. Connect the slave interface \((s1)\) of the Avalon-MM DDR Memory Half-Rate Bridge to the Nios II processor \(\text{data_master}\) interface.

10. Connect \(\text{altmemddr_auxhalf}\) to Nios II processor clock interface.

Device Support

Altera device support for the bridge components is listed in Table 11–6.

<table>
<thead>
<tr>
<th>Device Family</th>
<th>Avalon-MM Pipeline Bridge Support</th>
<th>Avalon-MM Clock-Crossing Bridge Support</th>
</tr>
</thead>
<tbody>
<tr>
<td>Arria® GX</td>
<td>Full</td>
<td>Full</td>
</tr>
<tr>
<td>Arria II GX</td>
<td>Full</td>
<td>Full</td>
</tr>
<tr>
<td>Stratix®</td>
<td>Full</td>
<td>Full</td>
</tr>
<tr>
<td>Stratix II</td>
<td>Full</td>
<td>Full</td>
</tr>
<tr>
<td>Stratix II GX</td>
<td>Full</td>
<td>Full</td>
</tr>
<tr>
<td>Stratix III</td>
<td>Full</td>
<td>Full</td>
</tr>
<tr>
<td>Stratix IV</td>
<td>Full</td>
<td>Full</td>
</tr>
<tr>
<td>Cyclone®</td>
<td>Full</td>
<td>Full</td>
</tr>
<tr>
<td>Cyclone II</td>
<td>Full</td>
<td>Full</td>
</tr>
<tr>
<td>Cyclone III</td>
<td>Full</td>
<td>Full</td>
</tr>
<tr>
<td>Hardcopy®</td>
<td>Full</td>
<td>Full</td>
</tr>
<tr>
<td>HardCopy II</td>
<td>Full</td>
<td>Full</td>
</tr>
<tr>
<td>HardCopy III</td>
<td>Full</td>
<td>Full</td>
</tr>
<tr>
<td>MAX®</td>
<td>Full</td>
<td>No support</td>
</tr>
<tr>
<td>MAX II</td>
<td>Full</td>
<td>No support</td>
</tr>
</tbody>
</table>

Hardware Simulation Considerations

The bridge components do not provide a simulation testbench for simulating a stand-alone instance of the component. However, you can use the standard SOPC Builder simulation flow to simulate the component design files inside an SOPC Builder system.

Software Programming Model

The bridge components do not have any user-visible control or status registers. Therefore, software cannot control or configure any aspect of the bridges during run-time. The bridges cannot generate interrupts.

Referenced Documents

This chapter references the following documents:

- *Avalon Interface Specifications*
- *Avalon Memory-Mapped Design Optimizations* in the *Embedded Design Handbook*
Document Revision History

Table 11–7 shows the revision history for this chapter.

<table>
<thead>
<tr>
<th>Date and Document Version</th>
<th>Changes Made</th>
<th>Summary of Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>March 2009, v9.0.0</td>
<td>■ Added information for synchronization when crossing clock domains.</td>
<td>New information to allow user control of metastability.</td>
</tr>
<tr>
<td>November 2008 v8.1</td>
<td>■ Clarified connection of clock signals. ■ Added section describing half-rate bridge. ■ Changed page size to 8.5 x 11 inches.</td>
<td>—</td>
</tr>
<tr>
<td>May 2008 v8.0</td>
<td>■ Chapter renumbered from 10 to 11. ■ Corrected Figure 11–4 to show correct connectivity between masters and bridges. Show JTAG debug modules for each CPU behind pipeline bridge. ■ Deleted references to Avalon Memory-Mapped and Streaming Interface Specifications and replaced with new Avalon Interface Specifications. ■ Moved clock crossing bridge section from Chapter 2 to this chapter. ■ Added note after Figure 10-4.</td>
<td>—</td>
</tr>
</tbody>
</table>

For previous versions of the Quartus II Handbook, refer to the Quartus II Handbook Archive.
12. Avalon Streaming Interconnect Components

Introduction to Interconnect Components

Avalon® Streaming (Avalon-ST) interconnect components facilitate the design of high-speed, low-latency datapaths for the system-on-a-programmable-chip (SOPC) environment. Interconnect components in SOPC Builder act as a part of the system interconnect fabric. They are not end points, but adapters that allow you to connect different, but compatible, streaming interfaces. You use Avalon-ST interconnect components to connect cores that send and receive high-bandwidth data, including multiplexed streams, packets, cells, time-division multiplexed (TDM) frames, and digital signal processor (DSP) data.

The interconnect components that you add to an SOPC Builder system insert logic between a source and sink interface, enabling that interface to operate correctly. This chapter describes four Avalon-ST interconnect components, also called adapters:

- “Timing Adapter” on page 12–3—adapts between sinks and sources that have different characteristics, such as ready latencies.
- “Data Format Adapter” on page 12–6—adapts source and sink interfaces that have different data widths.
- “Channel Adapter” on page 12–8—adapts source and sink interfaces that have different settings for the channel signal.
- “Error Adapter” on page 12–9—ensures that per-bit error information recorded at the source is correctly transferred to the sink

All of these interconnect components adapt initially incompatible Avalon-ST source and sink interfaces so that they function correctly, facilitating the development of high-speed, low-latency datapaths.

Interconnect Component Usage

Interconnect components can adapt the data or control signals of the Avalon-ST interface. Typical adaptations to control signals include:

- Adding pipeline stages to adjust the timing of the ready signal
- Tying signals that are not used by either the source or sink to 0 or 1

Typical adaptations to data signals include:

- Changing the number of symbols (words) that are driven per cycle
- Changing the number of channels driven

When the interconnect component adapts the data interface, it has one Avalon-ST sink interface and one Avalon-ST source interface, as shown in Figure 12–1. You configure the adapter components manually, using SOPC Builder. In contrast to the Avalon-MM interface, which allows you to create various topologies with a number of different master and slave components, you always use the Avalon-ST interconnect components to adapt point-to-point connections between streaming cores.
For details about the system interconnect fabric, refer to the *System Interconnect Fabric for Streaming Interfaces* chapter in volume 4 of the *Quartus II Handbook*. For details about the Avalon-ST interface protocol, refer to the *Avalon Interface Specifications*.

Figure 12–2 illustrates a datapath that connects a Triple Speed Ethernet MegaCore function to a Scatter-Gather DMA controller core using a timing adapter, data format adapter, and channel adapter so that the cores can interoperate.
Address Mapping

The control and status signals for the components containing source or sink interfaces can be mapped to a slave interface which is then accessible in the global Avalon address space.

Timing Adapter

The timing adapter has two functions:

- It adapts source and sink interfaces that support the ready signal and those that do not.
- It adapts source and sink interfaces that support the valid signal and those that do not.
- It adapts source and sink interfaces that have different ready latencies.

The timing adapter treats all signals other than the ready and valid signals as payload, and simply drives them from the source to the sink. Table 12–1 outlines the adaptations that the timing adapter provides.
Resource Usage and Performance

Resource utilization for the timing adapter depends upon the function that it performs. Table 12–2 provides estimated resource utilization for seven different configurations of the timing adapter.

### Table 12–2. Timing Adapter Estimated Resource Usage and Performance

<table>
<thead>
<tr>
<th>Input Ready Latency</th>
<th>Output Ready Latency</th>
<th>Stratix® II and Stratix II GX (Approximate LEs)</th>
<th>Cyclone® II</th>
<th>Stratix (Approximate LEs)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>$f_{\text{MAX}}$</td>
<td>ALM Count</td>
<td>Mem Bits</td>
</tr>
<tr>
<td>1</td>
<td>2</td>
<td>500</td>
<td>2</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>3</td>
<td>500</td>
<td>2</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>4</td>
<td>500</td>
<td>4</td>
<td>0</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
<td>456</td>
<td>21</td>
<td>80</td>
</tr>
<tr>
<td>3</td>
<td>1</td>
<td>456</td>
<td>21</td>
<td>80</td>
</tr>
<tr>
<td>4</td>
<td>1</td>
<td>456</td>
<td>21</td>
<td>80</td>
</tr>
</tbody>
</table>

### Instantiating the Timing Adapter in SOPC Builder

You can use the Avalon-ST configuration wizard in SOPC Builder to specify the hardware features. Table 12–3 describes the options available on the **Parameter Settings** page of the configuration wizard.
# Table 12–3. Avalon-ST Timing Adapter Parameters

<table>
<thead>
<tr>
<th>Input Interface Parameters</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Support Backpressure with the ready signal</td>
<td>Turn on this option to add the backpressure functionality to the interface.</td>
</tr>
<tr>
<td>Ready Latency</td>
<td>When the <code>ready</code> signal is used, the value for <code>ready_latency</code> indicates the number of cycles between when the <code>ready</code> signal is asserted and when valid data is driven.</td>
</tr>
<tr>
<td>Include valid signal</td>
<td>Turn this option on if the interface includes the <code>valid</code> signal. Turning this option off means that data being received is always valid.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Output Interface Parameters</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Support Backpressure with the ready signal</td>
<td>Turn on this option to add the backpressure functionality to the interface.</td>
</tr>
<tr>
<td>Ready Latency</td>
<td>When the <code>ready</code> signal is used, the value for <code>ready_latency</code> indicates the number of cycles between when the <code>ready</code> signal is asserted and when valid data is driven.</td>
</tr>
<tr>
<td>Include valid signal</td>
<td>Turn this option on if the interface includes the <code>valid</code> signal. Turning this option off means that data driven is always valid.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Common to Input and Output Interfaces</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Channel Signal Width (bits)</td>
<td>Type the width of the channel signal. A channel width of 4 allows up to 16 channels. The maximum width of the channel signal is eight bits. Set to 0 if channels are not used.</td>
</tr>
<tr>
<td>Max Channel</td>
<td>Type the maximum number of channels that the interface supports. Valid values are 0–255.</td>
</tr>
<tr>
<td>Data Bits Per Symbol</td>
<td>Type the number of bits per symbol.</td>
</tr>
<tr>
<td>Data Symbols Per Beat</td>
<td>Type the number of symbols per active transfer.</td>
</tr>
<tr>
<td>Include Packet Support</td>
<td>Turn this option on if the interfaces supports a packet protocol, including the <code>startofpacket</code>, <code>endofpacket</code> and <code>empty</code> signals.</td>
</tr>
<tr>
<td>Include Empty Signal</td>
<td>You can use this signal to specify the number of empty symbols in the cycle that includes the <code>endofpacket</code> signal. This signal is not necessary if the number of symbols per beat is 1.</td>
</tr>
<tr>
<td>Error Signal Width (Bits)</td>
<td>Type the width of the error signal. Valid values are 0–31 bits. Type 0 if the error signal is not used.</td>
</tr>
<tr>
<td>Error Signal Description</td>
<td>Type the description for each of the error bits. Separate the description fields by semicolons. For a connection to be made, the description of the error bits in the source and sink must match. Refer to “Error Adapter” on page 12–9 for the adaptations that can be made when the bits do not match.</td>
</tr>
</tbody>
</table>
Data Format Adapter

The data format adapter handles interfaces that have different definitions for the data signal. One of the more common adaptations that this component performs is data width adaptation, such as converting a data interface that drives two, 8-bit symbols per beat to an interface that drives four, 8-bit symbols per beat. The available data format adaptations are listed in Table 12–4.

### Table 12–4. Data Format Adapter

<table>
<thead>
<tr>
<th>Condition</th>
<th>Description of Adapter Logic</th>
</tr>
</thead>
<tbody>
<tr>
<td>The source and sink’s bits per symbol are different.</td>
<td>The connection cannot be made.</td>
</tr>
<tr>
<td>The source and sink have a different number of symbols per beat.</td>
<td>The adapter converts from the source’s width to the sink’s width. If the adaptation is from a wider to a narrower interface, a beat of data at the input corresponds to multiple beats of data at the output. If the input error signal is asserted for a single beat, it is asserted on output for multiple beats. If the adaptation is from a narrow to a wider interface, multiple input beats are required to fill a single output beat, and the output error is the logical OR of the input error signal.</td>
</tr>
</tbody>
</table>

Resource Usage and Performance

Resource utilization for the data format adapter depends upon the function that it performs. Table 12–5 provides estimated resource utilization for numerous configurations of the data format adapter.

### Table 12–5. Data Format Adapter Estimated Resource Usage and Performance, 8 Bits per Symbol (Part 1 of 2)

<table>
<thead>
<tr>
<th>Input Symbols per Beat</th>
<th>Output Symbols per Beat</th>
<th>Number of Channels</th>
<th>Packet Support</th>
<th>Stratix II and Stratix II GX (Approximate LEs)</th>
<th>Cyclone II</th>
<th>Stratix (Approximate LEs)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>$f_{\text{MAX}}$ (MHz)</td>
<td>ALM Count</td>
<td>Memory Bits</td>
</tr>
<tr>
<td>1</td>
<td>2</td>
<td>1</td>
<td>y</td>
<td>500</td>
<td>96</td>
<td>0</td>
</tr>
<tr>
<td>4</td>
<td>1</td>
<td>1</td>
<td>y</td>
<td>459</td>
<td>106</td>
<td>0</td>
</tr>
<tr>
<td>4</td>
<td>2</td>
<td>1</td>
<td>y</td>
<td>500</td>
<td>118</td>
<td>0</td>
</tr>
<tr>
<td>4</td>
<td>8</td>
<td>1</td>
<td>y</td>
<td>437</td>
<td>326</td>
<td>0</td>
</tr>
<tr>
<td>4</td>
<td>16</td>
<td>1</td>
<td>y</td>
<td>357</td>
<td>930</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>2</td>
<td>188</td>
<td>y</td>
<td>321</td>
<td>110</td>
<td>15</td>
</tr>
<tr>
<td>4</td>
<td>1</td>
<td>105</td>
<td>y</td>
<td>244</td>
<td>125</td>
<td>2</td>
</tr>
<tr>
<td>4</td>
<td>2</td>
<td>105</td>
<td>y</td>
<td>277</td>
<td>101</td>
<td>2</td>
</tr>
<tr>
<td>4</td>
<td>8</td>
<td>130</td>
<td>y</td>
<td>322</td>
<td>255</td>
<td>41</td>
</tr>
<tr>
<td>4</td>
<td>16</td>
<td>30</td>
<td>y</td>
<td>268</td>
<td>341</td>
<td>106</td>
</tr>
<tr>
<td>4</td>
<td>1</td>
<td>105</td>
<td>n</td>
<td>269</td>
<td>107</td>
<td>2</td>
</tr>
<tr>
<td>4</td>
<td>2</td>
<td>54</td>
<td>n</td>
<td>290</td>
<td>109</td>
<td>1</td>
</tr>
<tr>
<td>4</td>
<td>3</td>
<td>10</td>
<td>n</td>
<td>249</td>
<td>149</td>
<td>18</td>
</tr>
<tr>
<td>4</td>
<td>5</td>
<td>222</td>
<td>n</td>
<td>281</td>
<td>300</td>
<td>40</td>
</tr>
<tr>
<td>4</td>
<td>6</td>
<td>30</td>
<td>n</td>
<td>312</td>
<td>184</td>
<td>40</td>
</tr>
<tr>
<td>4</td>
<td>7</td>
<td>139</td>
<td>n</td>
<td>253</td>
<td>285</td>
<td>56</td>
</tr>
</tbody>
</table>
Instantiating the Data Format Adapter in SOPC Builder

You can use the Avalon-ST configuration wizard in SOPC Builder to specify the hardware features. Table 12–6 describes the options available on the Parameter Settings page of the configuration wizard.

### Table 12–6. Data Format Adapter Parameters

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data Symbols Per Beat</td>
<td>Type the number of symbols transferred per active cycle.</td>
</tr>
<tr>
<td>Include the empty signal</td>
<td>Turn this option on if the cycle that includes the endofpacket signal can</td>
</tr>
<tr>
<td></td>
<td>include empty symbols. This signal is not necessary if the number of symbols</td>
</tr>
<tr>
<td></td>
<td>per beat is 1.</td>
</tr>
<tr>
<td>Data Symbols Per Beat</td>
<td>Type the number of symbols transferred per active cycle.</td>
</tr>
<tr>
<td>Include the empty signal</td>
<td>Turn this option on if the cycle that includes the endofpacket signal can</td>
</tr>
<tr>
<td></td>
<td>include empty symbols. This signal is not necessary if the number of symbols</td>
</tr>
<tr>
<td></td>
<td>per beat is 1.</td>
</tr>
<tr>
<td>Channel Signal Width (bits)</td>
<td>Type the width of the channel signal. A channel width of 4 allows up to 16</td>
</tr>
<tr>
<td></td>
<td>channels. The maximum width of the channel signal is 8 bits. Type 0 if you</td>
</tr>
<tr>
<td></td>
<td>do not need to send channel numbers.</td>
</tr>
<tr>
<td>Max Channel</td>
<td>Type the maximum number of channels that the interface supports. Valid values</td>
</tr>
<tr>
<td></td>
<td>are 0–255.</td>
</tr>
<tr>
<td>Include Packet Support</td>
<td>Turn this option on if the interface supports a packet protocol, including the</td>
</tr>
<tr>
<td></td>
<td>startofpacket, endofpacket, and empty signals.</td>
</tr>
<tr>
<td>Error Signal Width (Bits)</td>
<td>Type the width of the error signal. Valid values are 0–31 bits. Type 0 if</td>
</tr>
<tr>
<td></td>
<td>the error signal is not used.</td>
</tr>
<tr>
<td>Error Signal Description</td>
<td>Type the description for each of the error bits. Separate the description</td>
</tr>
<tr>
<td></td>
<td>fields by semicolons. For a connection to be made, the description of the</td>
</tr>
<tr>
<td></td>
<td>error bits in the source and sink must match. Refer to “Error Adapter” on</td>
</tr>
<tr>
<td></td>
<td>page 12–9 for the adaptations that can be made when the bits do not match.</td>
</tr>
<tr>
<td>Data Bits Per Symbol</td>
<td>Type the number of bits per symbol.</td>
</tr>
</tbody>
</table>

### Table 12–5. Data Format Adapter Estimated Resource Usage and Performance, 8 Bits per Symbol (Part 2 of 2)

<table>
<thead>
<tr>
<th>Input Symbols per Beat</th>
<th>Output Symbols per Beat</th>
<th>Number of Channels</th>
<th>Packet Support</th>
<th>Stratix II and Stratix II GX (Approximate LEs)</th>
<th>Cyclone II</th>
<th>Stratix (Approximate LEs)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>f\text{max} (MHz)</td>
<td>ALM Count</td>
<td>Memory Bits</td>
</tr>
<tr>
<td>4</td>
<td>8</td>
<td>198</td>
<td>n</td>
<td>311</td>
<td>281</td>
<td>40</td>
</tr>
<tr>
<td>4</td>
<td>15</td>
<td>160</td>
<td>n</td>
<td>259</td>
<td>370</td>
<td>121</td>
</tr>
<tr>
<td>4</td>
<td>16</td>
<td>36</td>
<td>n</td>
<td>227</td>
<td>255</td>
<td>105</td>
</tr>
</tbody>
</table>
## Channel Adapter

The channel adapter provides adaptations between interfaces that have different support for the channel signal or for the maximum number of channels supported. The adaptations are described in Table 12–7.

### Table 12–7. Channel Adapter

<table>
<thead>
<tr>
<th>Condition</th>
<th>Description of Adapter Logic</th>
</tr>
</thead>
<tbody>
<tr>
<td>The source uses channels, but the sink does not.</td>
<td>You are given a warning at generation time. The adapter provides a simulation error and signals an error for data for any channel from the source other than 0.</td>
</tr>
<tr>
<td>The sink has channel, but the source does not.</td>
<td>You are given a warning, and the channel inputs to the sink are all tied to a logical 0.</td>
</tr>
<tr>
<td>The source and sink both support channels, and the source’s maximum number of channels is less than the sink’s.</td>
<td>The source’s channel is connected to the sink’s channel unchanged. If the sink’s channel signal has more bits, the higher bits are tied to a logical 0.</td>
</tr>
<tr>
<td>The source and sink both support channels, but the source’s maximum number of channels is greater than the sink’s.</td>
<td>The source’s channel is connected to the sink’s channel unchanged. If the source’s channel signal has more bits, the higher bits are left unconnected. You are given a warning that channel information may be lost. An adapter provides a simulation error message and an error indication if the value of channel from the source is greater than the sink’s maximum number of channels. In addition, the valid signal to the sink is deasserted so that the sink never sees data for channels that are out of range.</td>
</tr>
</tbody>
</table>

### Resource Usage and Performance

The channel adapter typically uses fewer than 30 LEs. Its frequency is limited by the maximum frequency of the device you choose.

### Instantiating the Channel Adapter in SOPC Builder

You can use the Avalon-ST configuration wizard in SOPC Builder to specify the hardware features. Table 12–8 describes the options available on the Parameter Settings page of the configuration wizard.

### Table 12–8. Avalon-ST Channel Adapter Parameters (Part 1 of 2)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Input Interface Parameters</strong></td>
<td></td>
</tr>
<tr>
<td>Channel Signal Width (bits)</td>
<td>Type the width of the channel signal. A channel width of 4 allows up to 16 channels. The maximum width of the channel signal is eight bits. Set to 0 if channels are not used.</td>
</tr>
<tr>
<td>Max Channel</td>
<td>Type the maximum number of channels that the interface supports. Valid values are 0–255.</td>
</tr>
<tr>
<td><strong>Output Interface Parameters</strong></td>
<td></td>
</tr>
<tr>
<td>Channel Signal Width (bits)</td>
<td>Type the width of the channel signal. A channel width of 4 allows up to 16 channels. The maximum width of the channel signal is eight bits. Set to 0 if channels are not used.</td>
</tr>
<tr>
<td>Max Channel</td>
<td>Type the maximum number of channels that the interface supports. Valid values are 0–255.</td>
</tr>
</tbody>
</table>
The error adapter ensures that per-bit error information provided by source interfaces is correctly connected to the sink interface’s input error signal. The adaptations are described in Table 12–9.

### Instantiating the Error Adapter in SOPC Builder

You can use the Avalon-ST configuration wizard in SOPC Builder to specify the hardware features. Table 12–9 describes the options available on the **Parameter Settings** page of the configuration wizard.

### Table 12–9.  Avalon-ST Error Adapter Parameters  (Part 1 of 2)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Input Interface Parameters</strong></td>
<td></td>
</tr>
<tr>
<td>Error Signal Width (bits)</td>
<td>Type the width of the error signal. Valid values are 0–31 bits. Type 0 if the error signal is not used.</td>
</tr>
<tr>
<td>Error Signal Description</td>
<td>Type the description for each of the error bits. Separate the description fields by semicolons. For a connection to be made, the description of the error bits in the source and sink must match. Refer to “Error Adapter” on page 12–9 for the adaptations that can be made when the bits do not match.</td>
</tr>
<tr>
<td><strong>Output Interface Parameters</strong></td>
<td></td>
</tr>
<tr>
<td>Error Signal Width (bits)</td>
<td>Type the width of the error signal. Valid values are 0–31 bits. Type 0 if you do not need to send error values.</td>
</tr>
</tbody>
</table>
## Installation and Licensing

The Avalon-ST interconnect components are included in the Altera MegaCore® IP Library, which is part of the Quartus II software installation. After you install the MegaCore IP Library, SOPC Builder recognizes these components and can instantiate them into a system.

You can use the Avalon-ST components without a license in any design that targets an Altera device.

### Hardware Simulation Considerations

The Avalon-ST interconnect components do not provide a simulation testbench for simulating a stand-alone instance of the component. However, you can use the standard SOPC Builder simulation flow to simulate the component design files inside an SOPC Builder system.

### Software Programming Model

The Avalon-ST interconnect components do not have any control or status registers that you can see. Therefore, software cannot control or configure any aspect of the interconnect components at run-time. These components cannot generate interrupts.
Referenced Documents

This chapter references the following documents:

- Avalon Interface Specifications
- System Interconnect Fabric for Streaming Interfaces chapter in volume 4 of the Quartus II Handbook

Document Revision History

Table 12–10 shows the revision history for this chapter.

Table 12–10. Document Revision History

<table>
<thead>
<tr>
<th>Date and Document Version</th>
<th>Changes Made</th>
<th>Summary of Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>March 2009, v9.0.0</td>
<td>■ No changes from previous release.</td>
<td>—</td>
</tr>
<tr>
<td>November 2008, v8.1.1</td>
<td>■ Removed private comments</td>
<td>—</td>
</tr>
<tr>
<td></td>
<td>■ Reformatted parameter settings in tables.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>■ Changed page size to 8.5 x 11 inches.</td>
<td></td>
</tr>
<tr>
<td>May 2008, v8.0.0</td>
<td>■ Chapter renumbered from 11 to 12.</td>
<td>—</td>
</tr>
<tr>
<td></td>
<td>■ Deleted references to Avalon Memory-Mapped and Streaming Interface Specifications and changed to Avalon Interface Specifications.</td>
<td></td>
</tr>
</tbody>
</table>

For previous versions of the Quartus II Handbook, refer to the Quartus II Handbook Archive.
Additional Information

About this Handbook

This handbook provides comprehensive information about the Altera® Quartus® II design software, version 9.0.

How to Contact Altera

For the most up-to-date information about Altera products, see the following table.

<table>
<thead>
<tr>
<th>Contact (Note 1)</th>
<th>Contact Method</th>
<th>Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>Technical support</td>
<td>Website</td>
<td><a href="http://www.altera.com/support">www.altera.com/support</a></td>
</tr>
<tr>
<td>Technical training</td>
<td>Website</td>
<td><a href="http://www.altera.com/training">www.altera.com/training</a></td>
</tr>
<tr>
<td></td>
<td>Email</td>
<td><a href="mailto:custrain@altera.com">custrain@altera.com</a></td>
</tr>
<tr>
<td>Altera literature services</td>
<td>Email</td>
<td><a href="mailto:literature@altera.com">literature@altera.com</a></td>
</tr>
<tr>
<td>Non-technical support (General)</td>
<td>Email</td>
<td><a href="mailto:nacomp@altera.com">nacomp@altera.com</a></td>
</tr>
<tr>
<td>(Software Licensing)</td>
<td>Email</td>
<td><a href="mailto:authorization@altera.com">authorization@altera.com</a></td>
</tr>
</tbody>
</table>

Note:
(1) You can also contact your local Altera sales office or sales representative.

Third-Party Software Product Information

Third-party software products described in this handbook are not Altera products, are licensed by Altera from third parties, and are subject to change without notice. Updates to these third-party software products may not be concurrent with Quartus II software releases. Altera has assumed responsibility for the selection of such third-party software products and its use in the Quartus II 9.0 software release. To the extent that the software products described in this handbook are derived from third-party software, no third party warrants the software, assumes any liability regarding use of the software, or undertakes to furnish you any support or information relating to the software. EXCEPT AS EXPRESSLY SET FORTH IN THE APPLICABLE ALTERA PROGRAM LICENSE SUBSCRIPTION AGREEMENT UNDER WHICH THIS SOFTWARE WAS PROVIDED TO YOU, ALTERA AND THIRD-PARTY LICENSORS DISCLAIM ALL WARRANTIES WITH RESPECT TO THE USE OF SUCH THIRD-PARTY SOFTWARE CODE OR DOCUMENTATION IN THE SOFTWARE, INCLUDING, WITHOUT LIMITATION, ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, AND NONINFRINGEMENT. For more information, including the latest available version of specific third-party software products, refer to the documentation for the software in question.
## Typographic Conventions

The following table shows the typographic conventions that this document uses.

<table>
<thead>
<tr>
<th>Visual Cue</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Bold Type with Initial Capital Letters</strong></td>
<td>Command names, dialog box titles, checkbox options, and dialog box options are shown in bold, initial capital letters. Example: <strong>Save As</strong> dialog box.</td>
</tr>
<tr>
<td><strong>bold type</strong></td>
<td>External timing parameters, directory names, project names, disk drive names, file names, file name extensions, and software utility names are shown in bold type. Examples: <strong>fMAX</strong>, <code>&lt;qdesigns&gt;</code> directory, <code>d:</code> drive, <code>chiptrip.gdf</code> file.</td>
</tr>
<tr>
<td><strong>Italic Type with Initial Capital Letters</strong></td>
<td>Document titles are shown in italic type with initial capital letters. Example: <em>AN 75: High-Speed Board Design</em>.</td>
</tr>
<tr>
<td><strong>Italic type</strong></td>
<td>Internal timing parameters and variables are shown in italic type. Examples: <em>tPIA</em>, <em>n + 1</em>. Variable names are enclosed in angle brackets (<em>&lt;&gt;</em>) and shown in italic type. Example: <code>&lt;file name&gt;</code>, <code>&lt;project name&gt;</code>.pof file.</td>
</tr>
<tr>
<td>Initial Capital Letters</td>
<td>Keyboard keys and menu names are shown with initial capital letters. Examples: Delete key, the Options menu.</td>
</tr>
<tr>
<td>“Subheading Title”</td>
<td>References to sections within a document and titles of on-line help topics are shown in quotation marks. Example: “Typographic Conventions.”</td>
</tr>
<tr>
<td><strong>Courier type</strong></td>
<td>Signal and port names are shown in lowercase Courier type. Examples: <code>data1</code>, <code>tdi</code>, <code>input</code>. Active-low signals are denoted by suffix <code>n</code>, e.g., <code>resetn</code>. Anything that must be typed exactly as it appears is shown in Courier type. For example: <code>c:\qdesigns\tutorial\chiptrip.gdf</code>. Also, sections of an actual file, such as a Report File, references to parts of files (e.g., the AHDL keyword <code>SUBDESIGN</code>), as well as logic function names (e.g., <code>TRI</code>) are shown in Courier.</td>
</tr>
<tr>
<td>1., 2., 3., and a., b., c., etc.</td>
<td>Numbered steps are used in a list of items when the sequence of the items is important, such as the steps listed in a procedure.</td>
</tr>
<tr>
<td>■ ■</td>
<td>Bullets are used in a list of items when the sequence of the items is not important.</td>
</tr>
<tr>
<td>✓</td>
<td>The checkmark indicates a procedure that consists of one step only.</td>
</tr>
<tr>
<td><img src="hand.png" alt="Hand" /></td>
<td>The hand points to information that requires special attention.</td>
</tr>
<tr>
<td><img src="caution.png" alt="Caution" /></td>
<td>A caution calls attention to a condition or possible situation that can damage or destroy the product or the user's work.</td>
</tr>
<tr>
<td><img src="warning.png" alt="Warning" /></td>
<td>A warning calls attention to a condition or possible situation that can cause injury to the user.</td>
</tr>
<tr>
<td><img src="enter.png" alt="Enter" /></td>
<td>The angled arrow indicates you should press the Enter key.</td>
</tr>
<tr>
<td><img src="feet.png" alt="Feet" /></td>
<td>The feet direct you to more information on a particular topic.</td>
</tr>
</tbody>
</table>