Features

- High-performance, Low-power AVR[®] 8-bit Microcontroller
- Advanced RISC Architecture
 - 130 Powerful Instructions Most Single Clock Cycle Execution
 - 32 x 8 General Purpose Working Registers
 - Fully Static Operation
 - Up to 8 MIPS Throughput at 8 MHz
 - On-chip 2-cycle Multiplier
- Program and Data Memories
 - 16K Bytes of Nonvolatile In-System Programmable Flash Endurance: 1,000 Write/Erase Cycles
 - Optional Boot Code Memory with Independent Lock Bits Self-programming of Program and Data Memories
 - 512 Bytes Nonvolatile In-System Programmable EEPROM Endurance: 100,000 Write/Erase Cycles
 - 1K Bytes Internal SRAM
 - Programming Lock for Software Security
- Peripheral Features
 - Two 8-bit Timer/Counters with Separate Prescaler and PWM
 - Expanded 16-bit Timer/Counter System with Separate Prescaler, Compare, Capture Modes and Dual 8-, 9- or 10-bit PWM
 - Dual Programmable Serial UARTs
 - Master/Slave SPI Serial Interface
 - Real Time Counter with Separate Oscillator
 - Programmable Watchdog Timer with Separate On-chip Oscillator
 - On-chip Analog Comparator
- Special Microcontroller Features
 - Power-on Reset and Programmable Brown-out Detection
 - External and Internal Interrupt Sources
 - Three Sleep Modes: Idle, Power Save and Power-down
- I/O and Packages
 - 35 Programmable I/O Lines
 - 40-pin PDIP, 44-pin PLCC and TQFP
- Operating Voltages
- 2.7V 5.5V (ATmega161L), 4.0V 5.5V (ATmega161)
- Speed Grades
- 0 4 MHz (ATmega161L), 0 8 MHz (ATmega161)
- Commercial and Industrial Temperature Ranges



8-bit **AVR**[®] Microcontroller with 16K Bytes In-System Programmable Flash

ATmega161 ATmega161L


Advance Information

Rev. 1228AS-08/99



Note: This is a summary document. For the complete 134-page document, please visit our web site at *www.atmel.com* or e-mail at *literature*@atmel.comand request literature #1228A.





Description

The ATmega161 is a low-power CMOS 8-bit microcontroller based on the AVR RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega161 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed. The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega161 provides the following features: 16K bytes of In-System- or Self-programmable Flash, 512 bytes EEPROM, 1K bytes SRAM, 35 general purpose I/O lines, 32 general purpose working registers, Real Time Counter, three flexible timer/counters with compare modes, internal and external interrupts, two programmable serial UARTs, programmable Watchdog Timer with internal oscillator, an SPI serial port and three software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, timer/counters, SPI port and interrupt system to continue functioning. The Power Down mode saves the register and SRAM contents but freezes the oscillator, disabling all other chip functions until the next external interrupt or hardware reset. In Power Save mode, the timer oscillator continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping.


The device is manufactured using Atmel's high density nonvolatile memory technology. The on-chip Flash program memory can be reprogrammed using the self-programming capability through the bootblock, using an ISP through the SPI-port, or by using a conventional nonvolatile memory programmer. By combining an enhanced RISC 8-bit CPU with In-System Programmable Flash on a monolithic chip, the Atmel ATmega161 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATmega161 AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, in-circuit emulators, and evaluation kits.



Block Diagram

Figure 1. The ATmega161 Block Diagram







Pin Descriptions

vcc

Supply voltage

GND

Ground

Port A (PA7..PA0)

Port A is an 8-bit bidirectional I/O port. Port pins can provide internal pull-up resistors (selected for each bit). The Port A output buffers can sink 20 mA and can drive LED displays directly. When pins PA0 to PA7 are used as inputs and are externally pulled low, they will source current if the internal pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port A serves as Multiplexed Address/Data port when using external memory interface.

Port B (PB7..PB0)

Port B is an 8-bit bidirectional I/O port with internal pull-up resistors. The Port B output buffers can sink 20 mA. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port C (PC7..PC0)

Port C is an 8-bit bidirectional I/O port with internal pull-up resistors. The Port C output buffers can sink 20 mA. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port C also serves as Address high output when using external memory interface.

Port D (PD7..PD0)

Port D is an 8-bit bidirectional I/O port with internal pull-up resistors. The Port D output buffers can sink 20 mA. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tristated when a reset condition becomes active, even if the clock is not running.

Port E (PE2..PE0)

Port E is a 3-bit bidirectional I/O port. The Port E output buffers can sink 20 mA. As inputs, Port E pins that are externally pulled low will source current if the pull-up resistors are activated. The Port E pins are tri-stated when a reset condition becomes active, even if the clock is not running.

RESET

Reset input. A low level on this pin for more than 500 ns will generate a reset, even if the clock is not running. Shorter pulses are not guaranteed to generate a reset.

XTAL1

Input to the inverting oscillator amplifier and input to the internal clock operating circuit.

XTAL2

Output from the inverting oscillator amplifier

ATmega161(L)

Architectural Overview

The fast-access register file concept contains 32 x 8-bit general purpose working registers with a single clock cycle access time. This means that during one single clock cycle, one Arithmetic Logic Unit (ALU) operation is executed. Two operands are output from the register file, the operation is executed, and the result is stored back in the register file – in one clock cycle.

Six of the 32 registers can be used as three 16-bits indirect address register pointers for Data Space addressing – enabling efficient address calculations. One of the three address pointers is also used as the address pointer for the constant table look up function. These added function registers are the 16-bits X-register, Y-register and Z-register.




Figure 2. The ATmega161 AVR RISC Architecture

The ALU supports arithmetic and logic functions between registers or between a constant and a register. Single register operations are also executed in the ALU. Figure 2 shows the ATmega161 AVR RISC microcontroller architecture.

In addition to the register operation, the conventional memory addressing modes can be used on the register file as well. This is enabled by the fact that the register file is assigned the 32 lowermost Data Space addresses (\$00 - \$1F), allowing them to be accessed as though they were ordinary memory locations.





The I/O memory space contains 64 addresses for CPU peripheral functions as Control Registers, Timer/Counters, and other I/O functions. The I/O Memory can be accessed directly, or as the Data Space locations following those of the register file, \$20 - \$5F.

The AVR uses a Harvard architecture concept – with separate memories and buses for program and data. The program memory is executed with a two stage pipeline. While one instruction is being executed, the next instruction is pre-fetched from the program memory. This concept enables instructions to be executed in every clock cycle. The program memory is Self Programmable Flash memory.

With the jump and call instructions, the whole 8K word address space is directly accessed. Most AVR instructions have a single 16-bit word format. Every program memory address contains a 16- or 32-bit instruction.


During interrupts and subroutine calls, the return address program counter (PC) is stored on the stack. The stack is effectively allocated in the general data SRAM, and consequently the stack size is only limited by the total SRAM size and the usage of the SRAM. All user programs must initialize the SP (Stack Pointer) in the reset routine (before subroutines or interrupts are executed). The 16-bit stack pointer is read/write accessible in the I/O space.

The 1K bytes data SRAM can be easily accessed through the five different addressing modes supported in the AVR architecture.

The memory spaces in the AVR architecture are all linear and regular memory maps.

Figure 3. Memory Maps





A flexible interrupt module has its control registers in the I/O space with an additional global interrupt enable bit in the status register. All the different interrupts have a separate interrupt vector in the interrupt vector table at the beginning of the program memory. The different interrupts have priority in accordance with their interrupt vector position. The lower the interrupt vector address, the higher the priority.



Register Summary

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		BIL /							
\$3F (\$5F)	SREG	1	Т	Н	S	V	N	Z	С
\$3E (\$5E)	SPH	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8
\$3D (\$5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0
\$3C (\$5C)	Reserved es-		1	1				•	
\$3B (\$5B)	GIMSK	INT1	INT0	INT2	-	-	-	-	-
\$3A (\$5A)	GIFR	INTF1	INTF0	INTF2					
\$39 (\$59)	TIMSK	TOIE1	OCIE1A	OCIE1B	OCIE2	TICIE1	TOIE2	TOIE0	OCIE0
\$38 (\$58)	TIFR	TOV1	OCF1A	OCF1B	OCFI2	ICF1	TOV2	TOV0	OCIF0
\$37 (\$57)	SPMCR	-	-	-	-	LBSET	PGWRT	PGERS	SPMEN
\$36 (\$56)	EMCUCR	SM0	SRL2	SRL1	SRL0	SRW01	SRW00	SRW11	ISC2
\$35 (\$55)	MCUCR	SRE	SRW10	SE	SM1	ISC11	ISC10	ISC01	ISC00
\$34 (\$54)	MCUSR	-	-	-	-	WDRF	BORF	EXTRF	PORF
\$33 (\$53)	TCCR0	FOC0	PWM0	COM01	COM00	CTC0	CS02	CS01	CS00
\$32 (\$52)	TCNT0	Timer/Counte	er0 Counter Regis	ster		•	•	•	
\$31 (\$51)	OCR0	Timer/Counte	er0 Output Compa	are Register					
\$30 (\$50)	SFIOR	-		-	-	-	-	PSR2	PSR10
\$2F (\$4F)	TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	FOC1A	FOC1B	PWM11	PWM10
\$2E (\$4E)	TCCR1B	ICNC1	ICES1	-	-	CTC1	CS12	CS11	CS10
\$2D (\$4D)	TCNT1H		er1 - Counter Reg	ister High Byte					
\$2C (\$4C)	TCNT1L		er1 - Counter Reg						
\$2B (\$4B)	OCR1AH		•	pare Register A H	liah Byte				
\$2A (\$4A)	OCR1AL			pare Register A L					
\$29 (\$49)	OCR1BH			pare Register B H					
\$28 (\$48)	OCR1BL			pare Register B L					
\$27 (\$47)	TCCR2	FOC2	PWM2	COM21	COM20	CTC2	CS22	CS21	CS20
\$26 (\$46)	ASSR	F002		COIVIZT	COM20	AS20	TCON2UB	OCR2UB	TCR2UB
		- Time a #/O a um ta	-	- De sister Llish D	-	A320	TCONZUB	UCR20B	TURZUB
\$25 (\$45)	ICR1H			e Register High B					
\$24 (\$44)	ICR1L			e Register Low B	yte				-
\$23 (\$43)	TCNT2		er2 Counter Regis						-
\$22 (\$42)	OCR2	Timer/Counte	er2 Output Compa	are Register	WETEE				14/2224
\$21 (\$41)	WDTCR	-	-	-	WDTOE	WDE	WDP2	WDP1	WDP0
\$20 (\$40)	UBRRHI	UBRR1[11:8]				UBRR0[11:8]			
\$1F (\$3F)	EEARH	-		-	-	-	-	-	EEAR8
\$1E (\$3E)	EEARL		dress Register Lo	ow Byte					
\$1D (\$3D)	EEDR	EEPROM Dat	ta Register					T	
\$1C (\$3C)	EECR	-	-	-	-	EERIE	EEMWE	EEWE	EERE
\$1B (\$3B)	PORTA	PORTA7	PORTA6	PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTA0
\$1A (\$3A)	DDRA	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0
\$19 (\$39)	PINA	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINA0
\$18 (\$38)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0
\$17 (\$37)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0
\$16 (\$36)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0
\$15 (\$35)	PORTC	PORTC7	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0
\$14 (\$34)	DDRC	DDC7	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0
\$13 (\$33)	PINC	PINC7	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0
\$12 (\$32)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0
\$11 (\$31)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0
\$10 (\$30)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0
\$0F (\$2F)	SPDR	SPI Data Reg							
\$0E (\$2E)	SPSR	SPIF	WCOL	-	-	-	-	-	SPI2X
\$0D (\$2D)	SPCR	SPIE	SPE	DORD	MSTR	CPOL	СРНА	SPR1	SPR0
\$0C (\$2C)	UDR0	UARTO I/O D				1			
\$0B (\$2B)	UCSR0A	RXC0	TXC0	UDRE0	FE0	OR0	-	U2X0	MPCM0
\$0A (\$2A)	UCSR0B	RXCIE0	TXCIE0	UDRIEO	RXEN0	TXEN0	CHR90	RXB80	TXB80
\$09 (\$29)	UBRR0		Rate Register	ODITIEU		INCINU	011130	17,000	TADOU
\$08 (\$28)	ACSR	ACD	AINBG	ACO	ACI	ACIE	ACIC	ACIS1	ACIS0
\$07 (\$27)	PORTE						PORTE2	PORTE1	PORTEO
φυι (φΖΙ)	FUNIE	-	-	-	-	-	FURIEZ	FURIEL	FURTEU

<u>AIMEL</u> –

Register Summary (Continued)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
\$06 (\$26)	DDRE	-	-	-	-	-	DDE2	DDE1	DDE0
\$05 (\$25)	PINE	-	-	-	-	-	PINE2	PINE1	PINE0
\$04 (\$24)	Reserved			•	•	•	•	•	•
\$03 (\$23)	UDR1	UART1 I/O D	UART1 I/O Data Register						
\$02 (\$22)	UCSR1A	RXC1	TXC1	UDRE1	FE1	OR1	-	U2X1	MPCM1
\$01 (\$21)	UCSR1B	RXCIE1	TXCIE1	UDRIE1	RXEN1	TXEN1	CHR91	RXB81	TXB81
\$00 (\$20)	UBRR1	UART1 Baud	UART1 Baud Rate Register						

Notes: 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.

 Some of the status flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers \$00 to \$1F only.





Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AN	D LOGIC INSTRUC	TIONS		1	
ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rdl,K	Add Immediate to Word	$Rdh:Rdl \leftarrow Rdh:Rdl + K$	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	$Rd \leftarrow Rd - Rr$	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	$Rd \leftarrow Rd - K$	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	$Rd \gets Rd - K - C$	Z,C,N,V,H	1
SBIW	Rdl,K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	$Rd \leftarrow Rd \bullet Rr$	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \bullet K$	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	$Rd \leftarrow Rd \lor Rr$	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	$Rd \leftarrow Rd \lor K$	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1
COM	Rd	One's Complement	$Rd \leftarrow FF - Rd$	Z,C,N,V	1
NEG	Rd	Two's Complement	$Rd \leftarrow \$00 - Rd$	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	$Rd \leftarrow Rd \lor K$	Z,N,V	1
CBR	Rd.K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (\$FF - K)$	Z,N,V	1
INC	Rd	Increment	$Rd \leftarrow Rd + 1$	Z,N,V	1
DEC	Rd	Decrement	$Rd \leftarrow Rd - 1$	Z,N,V	1
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \bullet Rd$	Z,N,V	1
CLR	Rd	Clear Register	$Rd \leftarrow Rd \oplus Rd$	Z,N,V	1
SER	Rd	Set Register	Rd ← \$FF	None	1
MUL	Rd, Rr	Multiply Unsigned	$R1:R0 \leftarrow Rd x Rr$	Z,C	2
MULS	Rd, Rr	Multiply Signed	$R1:R0 \leftarrow Rd x Rr$	Z,C Z,C	2
MULSU	Rd, Rr	Multiply Signed with Unsigned	$R1:R0 \leftarrow Rd x Rr$ R1:R0 $\leftarrow Rd x Rr$	Z,C Z,C	2
	,				
FMUL	Rd, Rr	Fractional Multiply Unsigned	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
FMULS	Rd, Rr	Fractional Multiply Signed	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	R1:R0 ← (Rd x Rr) << 1	Z,C	2
BRANCH INSTRU					
RJMP	k	Relative Jump	$PC \leftarrow PC + k + 1$	None	2
IJMP		Indirect Jump to (Z)	$PC \leftarrow Z$	None	2
JMP	k	Direct Jump	$PC \leftarrow k$	None	3
RCALL	k	Relative Subroutine Call	$PC \leftarrow PC + k + 1$	None	3
ICALL		Indirect Call to (Z)	$PC \leftarrow Z$	None	3
CALL	k	Direct Subroutine Call	$PC \leftarrow k$	None	4
RET		Subroutine Return	$PC \leftarrow STACK$	None	4
RETI		Interrupt Return	$PC \leftarrow STACK$	1	4
CPSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC \leftarrow PC + 2 or 3	None	1/2/3
CP	Rd,Rr	Compare	Rd – Rr	Z, N,V,C,H	1
CPC	Rd,Rr	Compare with Carry	Rd – Rr – C	Z, N,V,C,H	1
CPI	Rd,K	Compare Register with Immediate	Rd – K	Z, N,V,C,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b)=0) PC \leftarrow PC + 2 or 3	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register is Set	if $(Rr(b)=1) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
SBIC	P, b	Skip if Bit in I/O Register Cleared	if (P(b)=0) PC \leftarrow PC + 2 or 3	N.1	1/2/3
SBIS		Skip il bil ili i/O Registel Cleared	$(F(D)=0) FC \leftarrow FC + 2 0 3$	None	1/2/3
0010		Skip if Bit in I/O Register is Set	if $(P(b)=0) PC \leftarrow PC + 2 \text{ or } 3$ if $(P(b)=1) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
BRBS	P, b s, k				
	P, b s, k	Skip if Bit in I/O Register is Set Branch if Status Flag Set	if (P(b)=1) PC \leftarrow PC + 2 or 3if (SREG(s) = 1) then PC \leftarrow PC+k + 1	None	1/2/3 1/2
BRBS BRBC	P, b	Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared	if (P(b)=1) PC \leftarrow PC + 2 or 3	None None	1/2/3 1/2 1/2
BRBS BRBC BREQ	P, b s, k s, k k	Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal	if (P(b)=1) PC \leftarrow PC + 2 or 3if (SREG(s) = 1) then PC \leftarrow PC+k + 1if (SREG(s) = 0) then PC \leftarrow PC+k + 1if (Z = 1) then PC \leftarrow PC + k + 1	NoneNoneNoneNone	1/2/3 1/2 1/2 1/2
BRBS BRBC BREQ BRNE	P, b s, k s, k k k	Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Not Equal	if (P(b)=1) PC \leftarrow PC + 2 or 3if (SREG(s) = 1) then PC \leftarrow PC+k + 1if (SREG(s) = 0) then PC \leftarrow PC+k + 1if (Z = 1) then PC \leftarrow PC + k + 1if (Z = 0) then PC \leftarrow PC + k + 1	None None None None None	1/2/3 1/2 1/2 1/2 1/2 1/2
BRBS BRBC BREQ BRNE BRCS	P, b s, k s, k k k k k	Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set	if (P(b)=1) PC \leftarrow PC + 2 or 3if (SREG(s) = 1) then PC \leftarrow PC+k + 1if (SREG(s) = 0) then PC \leftarrow PC+k + 1if (Z = 1) then PC \leftarrow PC + k + 1if (Z = 0) then PC \leftarrow PC + k + 1if (C = 1) then PC \leftarrow PC + k + 1if (C = 1) then PC \leftarrow PC + k + 1	None None None None None None	1/2/3 1/2 1/2 1/2 1/2 1/2 1/2
BRBS BRBC BREQ BRNE BRCS BRCC	P,b s,k s,k k k k k	Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared	$\begin{array}{c} \mbox{if (P(b)=1) PC} \leftarrow PC + 2 \mbox{ or } 3 \\ \mbox{if (SREG(s) = 1) then PC} \leftarrow PC + k + 1 \\ \mbox{if (SREG(s) = 0) then PC} \leftarrow PC + k + 1 \\ \mbox{if (Z = 1) then PC} \leftarrow PC + k + 1 \\ \mbox{if (Z = 0) then PC} \leftarrow PC + k + 1 \\ \mbox{if (C = 1) then PC} \leftarrow PC + k + 1 \\ \mbox{if (C = 0) then PC} \leftarrow PC + k \\ if (C = 0)$	None None None None None None None None None	1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2
BRBS BRBC BREQ BRNE BRCS BRCC BRSH	P,b s,k s,k k k k k k	Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher	$\begin{array}{c} \mbox{if } (P(b)=1) \mbox{ PC} \leftarrow PC + 2 \mbox{ or } 3 \\ \mbox{if } (SREG(s)=1) \mbox{ then } PC \leftarrow PC + k + 1 \\ \mbox{if } (SREG(s)=0) \mbox{ then } PC \leftarrow PC + k + 1 \\ \mbox{if } (Z=1) \mbox{ then } PC \leftarrow PC + k + 1 \\ \mbox{if } (Z=0) \mbox{ then } PC \leftarrow PC + k + 1 \\ \mbox{if } (C=1) \mbox{ then } PC \leftarrow PC + k + 1 \\ \mbox{if } (C=0) \mbox{ then } PC \leftarrow PC + k + 1 \\ \mbox{if } (C=0) \mbox{ then } PC \leftarrow PC + k + 1 \\ \mbox{if } (C=0) \mbox{ then } PC \leftarrow PC + k + 1 \\ \mbox{if } (C=0) \mbox{ then } PC \leftarrow PC + k + 1 \\ \mbox{if } (C=0) \mbox{ then } PC \leftarrow PC + k + 1 \\ \mbox{if } (C=0) \mbox{ then } PC \leftarrow PC + k + 1 \\ \mbox{if } (C=0) \mbox{ then } PC \leftarrow PC + k + 1 \\ \mbox{if } (C=0) \mbox{ then } PC \leftarrow PC + k + 1 \\ \mbox{if } (C=0) \mbox{ then } PC \leftarrow PC + k + 1 \\ \mbox{if } (C=0) \mbox{ then } PC \leftarrow PC + k + 1 \\ \mbox{if } (C=0) \mbox{ then } PC \leftarrow PC + k + 1 \\ \mbox{if } (C=0) \mbox{ then } PC \leftarrow PC + k + 1 \\ \mbox{if } (C=0) \mbox{ then } PC \leftarrow PC + k + 1 \\ \mbox{if } (C=0) \mbox{ then } PC \leftarrow PC + k + 1 \\ \mbox{if } (C=0) \mbox{ then } PC \leftarrow PC + k + 1 \\ \mbox{if } (C=0) \mbox{ then } PC \leftarrow PC + k + 1 \\ \mbox{if } (C=0) \mbox{ then } PC \leftarrow PC + k + 1 \\ \mbox{if } (C=0) \mbox{if } PC \leftarrow PC + k + 1 \\ \mbox{if } (C=0) \mbox{if } PC \leftarrow PC + k + 1 \\ \mbox{if } (C=0) \mbox{if } PC \leftarrow PC + k + 1 \\ \mbox{if } (C=0) \mbox{if } PC \leftarrow PC + k + 1 \\ \mbox{if } (C=0) \mbox{if } PC \leftarrow PC + k + 1 \\ \mbox{if } (C=0) \mbox{if } PC \leftarrow PC + k + 1 \\ \mbox{if } (C=0) \mbox{if } PC \leftarrow PC + k + 1 \\ \mbox{if } (C=0) \mbox{if } PC \leftarrow PC + k + 1 \\ \mbox{if } (C=0) \mbox{if } PC \leftarrow PC + k + 1 \\ \mbox{if } (C=0) \mbox{if } PC \leftarrow PC + k + 1 \\ \mbox{if } (C=0) \mbox{if } PC \leftarrow PC + k + 1 \\ \mbox{if } (C=0) \mbox{if } PC \leftarrow PC + k + 1 \\ \mbox{if } (C=0) \mbox{if } PC \leftarrow PC + k + 1 \\ \mbox{if } (C=0) \mbox{if } PC \leftarrow PC + k + 1 \\ \mbox{if } (C=0) \mbox{if } PC \leftarrow PC + k + 1 \\ \mbox{if } PC \leftarrow PC + k + 1 \\ \mbox{if } (C=0) \mbox{if } PC \leftarrow PC + k + 1 \\ \mbox{if } (C=0) \mbox{if } PC \leftarrow PC + k + 1 \\ \mbox{if } (C=0) \mbox{if } PC \leftarrow PC + k + 1 \\ \mbox{if } (C=0) \mbox{if } PC \leftarrow PC $	None	1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
BRBS BRBC BREQ BRNE BRCS BRCC BRSH BRLO	P,b s,k s,k k k k k k k	Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Lower	$\begin{array}{c} \text{if } (P(b)=1) \ PC \leftarrow PC + 2 \ \text{or } 3 \\ \\ \text{if } (SREG(s)=1) \ \text{then } PC \leftarrow PC + k + 1 \\ \\ \text{if } (SREG(s)=0) \ \text{then } PC \leftarrow PC + k + 1 \\ \\ \text{if } (Z=1) \ \text{then } PC \leftarrow PC + k + 1 \\ \\ \text{if } (Z=0) \ \text{then } PC \leftarrow PC + k + 1 \\ \\ \text{if } (C=0) \ \text{then } PC \leftarrow PC + k + 1 \\ \\ \text{if } (C=0) \ \text{then } PC \leftarrow PC + k + 1 \\ \\ \text{if } (C=0) \ \text{then } PC \leftarrow PC + k + 1 \\ \\ \text{if } (C=0) \ \text{then } PC \leftarrow PC + k + 1 \\ \\ \text{if } (C=1) \ \text{then } PC \leftarrow PC + k + 1 \\ \\ \text{if } (C=1) \ \text{then } PC \leftarrow PC + k + 1 \\ \\ \end{array}$	None	1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
BRBS BRBC BREQ BRNE BRCS BRCC BRSH BRLO BRMI	P,b s,k s,k k k k k k k k	Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Lower Branch if Minus	$\begin{array}{c} \text{if } (P(b)=1) \ PC \leftarrow PC + 2 \ \text{or } 3 \\ \\ \text{if } (SREG(s)=1) \ \text{then } PC \leftarrow PC + k + 1 \\ \\ \text{if } (SREG(s)=0) \ \text{then } PC \leftarrow PC + k + 1 \\ \\ \text{if } (Z=1) \ \text{then } PC \leftarrow PC + k + 1 \\ \\ \text{if } (Z=0) \ \text{then } PC \leftarrow PC + k + 1 \\ \\ \text{if } (C=0) \ \text{then } PC \leftarrow PC + k + 1 \\ \\ \text{if } (C=0) \ \text{then } PC \leftarrow PC + k + 1 \\ \\ \text{if } (C=0) \ \text{then } PC \leftarrow PC + k + 1 \\ \\ \text{if } (C=0) \ \text{then } PC \leftarrow PC + k + 1 \\ \\ \text{if } (C=1) \ \text{then } PC \leftarrow PC + k + 1 \\ \\ \text{if } (C=1) \ \text{then } PC \leftarrow PC + k + 1 \\ \\ \text{if } (N=1) \ \text{then } PC \leftarrow PC + k + 1 \\ \end{array}$	None	1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
BRBS BRBC BREQ BRNE BRCS BRCC BRSH BRLO BRMI BRPL	P,b s,k s,k k k k k k k k k k	Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Lower Branch if Minus Branch if Plus	$\begin{array}{c} \text{if } (P(b)=1) \ PC \leftarrow PC + 2 \ or \ 3 \\ \text{if } (SREG(s)=1) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (SREG(s)=0) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (Z=1) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (Z=0) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (C=0) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (C=0) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (C=0) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (C=0) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (C=1) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (C=1) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (N=1) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (N=1) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (N=0) \ then \ PC \leftarrow PC + k + 1 \\ \text{if } (N=0) \ then \ PC \leftarrow PC + k + 1 \\ \end{array}$	None	1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
BRBS BRBC BREQ BRNE BRCS BRCC BRSH BRLO BRMI BRPL BRGE	P,b s,k s,k k k k k k k k k k k	Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Same or Higher Branch if Lower Branch if Plus Branch if Greater or Equal, Signed	$\begin{array}{c} \text{if } (P(b)=1) \ PC \leftarrow PC + 2 \ \text{or } 3 \\ \text{if } (SREG(s)=1) \ \text{then } PC \leftarrow PC + k + 1 \\ \text{if } (SREG(s)=0) \ \text{then } PC \leftarrow PC + k + 1 \\ \text{if } (Z=1) \ \text{then } PC \leftarrow PC + k + 1 \\ \text{if } (Z=0) \ \text{then } PC \leftarrow PC + k + 1 \\ \text{if } (C=0) \ \text{then } PC \leftarrow PC + k + 1 \\ \text{if } (C=0) \ \text{then } PC \leftarrow PC + k + 1 \\ \text{if } (C=0) \ \text{then } PC \leftarrow PC + k + 1 \\ \text{if } (C=0) \ \text{then } PC \leftarrow PC + k + 1 \\ \text{if } (C=1) \ \text{then } PC \leftarrow PC + k + 1 \\ \text{if } (N=0) \ \text{then } PC \leftarrow PC + k + 1 \\ \text{if } (N=0) \ \text{then } PC \leftarrow PC + k + 1 \\ \text{if } (N=0) \ \text{then } PC \leftarrow PC + k + 1 \\ \text{if } (N=0) \ \text{then } PC \leftarrow PC + k + 1 \\ \text{if } (N=0) \ \text{then } PC \leftarrow PC + k + 1 \\ \text{if } (N=0) \ \text{then } PC \leftarrow PC + k + 1 \\ \text{if } (N \oplus V=0) \ \text{then } PC \leftarrow PC + k + 1 \\ \end{array}$	None	1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
BRBS BRBC BREQ BRNE BRCS BRCC BRSH BRLO BRMI BRPL BRPL BRGE BRLT	P, b s, k s, k k k k k k k k k k k k k k	Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if I Nove Branch if I Some or Higher Branch if I Same or Higher Branch if I Same or Higher Branch if I Some or Higher Branch if Lower Branch if J Some or Equal, Signed Branch if I Some or Equal, Signed	$\begin{array}{c} \text{if } (P(b)=1) \ PC \leftarrow PC+2 \ \text{or } 3 \\ \\ \text{if } (SREG(s)=1) \ \text{then } PC \leftarrow PC+k+1 \\ \\ \text{if } (SREG(s)=0) \ \text{then } PC \leftarrow PC+k+1 \\ \\ \text{if } (Z=1) \ \text{then } PC \leftarrow PC+k+1 \\ \\ \text{if } (Z=0) \ \text{then } PC \leftarrow PC+k+1 \\ \\ \text{if } (C=1) \ \text{then } PC \leftarrow PC+k+1 \\ \\ \text{if } (C=0) \ \text{then } PC \leftarrow PC+k+1 \\ \\ \text{if } (C=0) \ \text{then } PC \leftarrow PC+k+1 \\ \\ \text{if } (C=1) \ \text{then } PC \leftarrow PC+k+1 \\ \\ \\ \text{if } (N=1) \ \text{then } PC \leftarrow PC+k+1 \\ \\ \\ \text{if } (N=0) \ \text{then } PC \leftarrow PC+k+1 \\ \\ \\ \text{if } (N=0) \ \text{then } PC \leftarrow PC+k+1 \\ \\ \\ \text{if } (N=0) \ \text{then } PC \leftarrow PC+k+1 \\ \\ \\ \text{if } (N\oplusV=0) \ \text{then } PC \leftarrow PC+k+1 \\ \\ \\ \text{if } (N\oplusV=1) \ \text{then } PC \leftarrow PC+k+1 \\ \\ \\ \end{array}$	None	1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
BRBS BRBC BREQ BRNE BRCS BRCC BRSH BRLO BRMI BRPL BRGE BRLT BRHS	P, b s, k s, k k k k k k k k k k k k k k k	Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if I Lower Branch if Minus Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed Branch if Half Carry Flag Set	$\begin{array}{c} \text{if } (P(b)=1) \ PC \leftarrow PC+2 \ \text{or } 3 \\\\ \text{if } (SREG(s)=1) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (SREG(s)=0) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (Z=1) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (Z=0) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (C=1) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (C=0) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (C=0) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (C=1) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (N=1) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (N=0) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (N=0) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (N\oplusV=0) \ \text{then } PC \leftarrow PC+k+1 \\\\\\ \text{if } (N\oplusV=0) \ \text{then } PC \leftarrow PC+k+1 \\\\\\ \text{if } (N\oplusV=1) \ \text{then } PC \leftarrow PC+k+1 \\\\\\ \text{if } (H=1) \ \text{then } PC \leftarrow PC+k+1 \\\\\\ \end{array}$	None	1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
BRBS BRBC BREQ BRNE BRCS BRCC BRSH BRLO BRMI BRPL BRGE BRLT BRHS BRHC	P, b s, k s, k k k k k k k k k k k k k k k k k k	Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Lower Branch if Minus Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed Branch if Half Carry Flag Set	$\begin{array}{c} \text{if } (P(b)=1) \ PC \leftarrow PC+2 \ \text{or } 3 \\\\ \text{if } (SREG(s)=1) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (SREG(s)=0) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (Z=1) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (Z=0) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (C=1) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (C=0) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (C=0) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (C=1) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (N=1) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (N=1) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (N=0) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (N \oplus V=0) \ \text{then } PC \leftarrow PC+k+1 \\\\\\ \text{if } (N \oplus V=1) \ \text{then } PC \leftarrow PC+k+1 \\\\\\ \text{if } (H=1) \ \text{then } PC \leftarrow PC+k+1 \\\\\\ \text{if } (H=0) \ \text{then } PC \leftarrow PC+k+1 \\\\\\ \text{if } (H=0) \ \text{then } PC \leftarrow PC+k+1 \\\\\\ \text{if } (H=0) \ \text{then } PC \leftarrow PC+k+1 \\\\\\ \text{if } (H=0) \ \text{then } PC \leftarrow PC+k+1 \\\\\\\\ \text{if } (H=0) \ \text{then } PC \leftarrow PC+k+1 \\\\\\\\ \text{if } (H=0) \ \text{then } PC \leftarrow PC+k+1 \\\\\\\\\\ \text{if } (H=0) \ \text{then } PC \leftarrow PC+k+1 \\\\\\\\\\\\ \text{if } (H=0) \ \text{then } PC \leftarrow PC+k+1 \\$	None	1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
BRBS BRBC BREQ BRNE BRCS BRCC BRSH BRLO BRMI BRPL BRGE BRLT BRHS BRHS BRHC BRTS	P, b s, k s, k k k k k k k k k k k k k k k k k k k	Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Lower Branch if Minus Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed Branch if Half Carry Flag Set Branch if T Flag Set	$\begin{array}{c} \text{if } (P(b)=1) \ PC \leftarrow PC+2 \ \text{or } 3 \\\\ \text{if } (SREG(s)=1) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (SREG(s)=0) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (Z=1) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (Z=0) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (C=0) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (C=0) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (C=0) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (C=1) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (N=1) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (N=1) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (N=0) \ \text{then } PC \leftarrow PC+k+1 \\\\\\ \text{if } (N\oplus V=0) \ \text{then } PC \leftarrow PC+k+1 \\\\\\ \text{if } (N\oplus V=1) \ \text{then } PC \leftarrow PC+k+1 \\\\\\ \text{if } (H=1) \ \text{then } PC \leftarrow PC+k+1 \\\\\\ \text{if } (H=0) \ \text{then } PC \leftarrow PC+k+1 \\\\\\ \text{if } (H=0) \ \text{then } PC \leftarrow PC+k+1 \\\\\\ \text{if } (T=1) \ \text{then } PC \leftarrow PC+k+1 \\\\\\ \text{if } (T=1) \ \text{then } PC \leftarrow PC+k+1 \\\\\\ \end{array}$	None	1/2/3 1/2
BRBS BRBC BREQ BRNE BRCS BRCC BRSH BRLO BRMI BRPL BRPL BRCE BRLT BRHS BRHC BRHS BRHC BRTS BRTC	P, b s, k s, k k k k k k k k k k k k k k k k k k k	Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Lower Branch if Minus Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed Branch if Half Carry Flag Cleared Branch if T Flag Set Branch if T Flag Set	$\begin{array}{c} \text{if } (P(b)=1) \ PC \leftarrow PC+2 \ \text{or } 3 \\\\ \text{if } (SREG(s)=1) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (SREG(s)=0) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (Z=1) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (Z=0) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (C=0) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (C=0) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (C=0) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (C=1) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (N=1) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (N=0) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (N=0) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (N\oplusV=0) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (N\oplusV=1) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (H=1) \ \text{then } PC \leftarrow PC+k+1 \\\\\\ \text{if } (H=1) \ \text{then } PC \leftarrow PC+k+1 \\\\\\ \text{if } (H=0) \ \text{then } PC \leftarrow PC+k+1 \\\\\\ \text{if } (T=1) \ \text{then } PC \leftarrow PC+k+1 \\\\\\ \text{if } (T=0) \ \text{then } PC \leftarrow PC+k+1 \\\\\\ \end{array}$	None None	1/2/3 1/2
BRBS BRBC BREQ BRNE BRCS BRCC BRSH BRLO BRMI BRPL BRPL BRGE BRLT BRHS BRHC BRHS BRHC BRTS BRTC BRVS	P, b s, k s, k k k k k k k k k k k k k k k k k k k	Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Minus Branch if Minus Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed Branch if Half Carry Flag Set Branch if T Flag Set Branch if T Flag Set Branch if T Flag Set	$\begin{array}{c} \text{if } (P(b)=1) \ PC \leftarrow PC+2 \ \text{or } 3 \\\\ \text{if } (SREG(s)=1) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (SREG(s)=0) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (Z=1) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (Z=0) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (C=1) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (C=0) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (C=0) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (C=1) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (N=0) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (N=0) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (N=0) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (N\oplusV=0) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (N\oplusV=1) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (H=1) \ \text{then } PC \leftarrow PC+k+1 \\\\\\ \text{if } (H=1) \ \text{then } PC \leftarrow PC+k+1 \\\\\\ \text{if } (T=0) \ \text{then } PC \leftarrow PC+k+1 \\\\\\ \text{if } (T=0) \ \text{then } PC \leftarrow PC+k+1 \\\\\\ \text{if } (V=1) \ \text{then } PC \leftarrow PC+k+1 \\\\\\ \text{if } (V=1) \ \text{then } PC \leftarrow PC+k+1 \\\\\\ \end{array}$	None None	1/2/3 1/2
BRBS BRBC BREQ BRNE BRCS BRCC BRSH BRLO BRMI BRPL BRGE BRLT BRHC BRHC BRHC BRTS BRHC BRTS BRTC BRVS BRVC	P, b s, k s, k k k k k k k k k k k k k k k k k k k	Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Carry Set Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Minus Branch if Minus Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed Branch if Half Carry Flag Set Branch if T Flag Set Branch if T Flag Set Branch if Overflow Flag is Set Branch if Overflow Flag is Cleared	$\begin{array}{c} \text{if } (P(b)=1) \ PC \leftarrow PC+2 \ \text{or } 3 \\\\ \text{if } (SREG(s)=1) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (SREG(s)=0) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (Z=1) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (Z=0) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (C=1) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (C=0) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (C=0) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (C=1) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (N=1) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (N=0) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (N=0) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (N\oplusV=0) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (N\oplusV=1) \ \text{then } PC \leftarrow PC+k+1 \\\\\\ \text{if } (H=1) \ \text{then } PC \leftarrow PC+k+1 \\\\\\ \text{if } (T=1) \ \text{then } PC \leftarrow PC+k+1 \\\\\\ \text{if } (T=0) \ \text{then } PC \leftarrow PC+k+1 \\\\\\ \text{if } (T=0) \ \text{then } PC \leftarrow PC+k+1 \\\\\\ \text{if } (V=0) \ \text{then } PC \leftarrow PC+k+1 \\\\\\ \text{if } (V=0) \ \text{then } PC \leftarrow PC+k+1 \\\\\\ \text{if } (V=0) \ \text{then } PC \leftarrow PC+k+1 \\\\\\ \text{if } (V=0) \ \text{then } PC \leftarrow PC+k+1 \\\\\\\\ \text{if } (V=0) \ \text{then } PC \leftarrow PC+k+1 \\\\\\\\ \text{if } (V=0) \ \text{then } PC \leftarrow PC+k+1 \\\\\\\\\\ \text{if } (V=0) \ \text{then } PC \leftarrow PC+k+1 \\\\\\\\\\\\ \text{if } (V=0) \ \text{then } PC \leftarrow PC+k+1 \\$	None None	1/2/3 1/2
BRBS BRBC BREQ BRNE BRCS BRCC BRSH BRLO BRMI BRPL BRPL BRGE BRLT BRHS BRHC BRHS BRHC BRTS BRTC BRVS	P, b s, k s, k k k k k k k k k k k k k k k k k k k	Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Minus Branch if Minus Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed Branch if Half Carry Flag Set Branch if T Flag Set Branch if T Flag Set Branch if T Flag Set	$\begin{array}{c} \text{if } (P(b)=1) \ PC \leftarrow PC+2 \ \text{or } 3 \\\\ \text{if } (SREG(s)=1) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (SREG(s)=0) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (Z=1) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (Z=0) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (C=1) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (C=0) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (C=0) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (C=1) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (N=0) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (N=0) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (N=0) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (N\oplusV=0) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (N\oplusV=1) \ \text{then } PC \leftarrow PC+k+1 \\\\ \text{if } (H=1) \ \text{then } PC \leftarrow PC+k+1 \\\\\\ \text{if } (H=1) \ \text{then } PC \leftarrow PC+k+1 \\\\\\ \text{if } (T=0) \ \text{then } PC \leftarrow PC+k+1 \\\\\\ \text{if } (T=0) \ \text{then } PC \leftarrow PC+k+1 \\\\\\ \text{if } (V=1) \ \text{then } PC \leftarrow PC+k+1 \\\\\\ \text{if } (V=1) \ \text{then } PC \leftarrow PC+k+1 \\\\\\ \end{array}$	None None	1/2/3 1/2

Instruction Set Summary (Continued)

Mnemonics	Operands	Description	Operation	Flags	#Clocks
DATA TRANSFE	R INSTRUCTIONS	+			+
MOV	Rd, Rr	Move Between Registers	$Rd \leftarrow Rr$	None	1
MOVW	Rd, Rr	Copy Register Word	$Rd+1:Rd \leftarrow Rr+1:Rr$	None	1
LDI	Rd, K	Load Immediate	$Rd \leftarrow K$	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, - X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1, Rd \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, - Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1, Rd \leftarrow (Y)$	None	2
LDD	Rd, Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LDD	Rd, Z	Load Indirect with Displacement	$Rd \leftarrow (Z)$	None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z), Z \leftarrow Z+1$		2
	,			None	
LD	Rd, -Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1, Rd \leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2
LDS	Rd, k	Load Direct from SRAM	$Rd \leftarrow (k)$	None	2
ST	X, Rr	Store Indirect	$(X) \leftarrow Rr$	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow Rr, X \leftarrow X + 1$	None	2
ST	- X, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1, (X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	$(Y) \leftarrow Rr$	None	2
ST	Y+, Rr	Store Indirect and Post-Inc.	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	2
ST	- Y, Rr	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1, (Y) \leftarrow Rr$	None	2
STD	Y+q,Rr	Store Indirect with Displacement	$(Y + q) \leftarrow Rr$	None	2
ST	Z, Rr	Store Indirect	$(Z) \leftarrow Rr$	None	2
ST	Z+, Rr	Store Indirect and Post-Inc.	$(Z) \leftarrow Rr, Z \leftarrow Z + 1$	None	2
ST	-Z, Rr	Store Indirect and Pre-Dec.	$Z \leftarrow Z - 1, (Z) \leftarrow Rr$	None	2
STD	Z+q,Rr	Store Indirect with Displacement	$(Z + q) \leftarrow Rr$	None	2
STS	k, Rr	Store Direct to SRAM	(2 + q) (k)	None	2
LPM	K, INI	Load Program Memory	$R0 \leftarrow (Z)$	None	3
LPM	Rd, Z	Load Program Memory			3
	,		$Rd \leftarrow (Z)$	None	
LPM	Rd, Z+	Load Program Memory and Post-Inc	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	3
SPM		Store Program Memory	$(Z) \leftarrow R1:R0$	None	-
IN	Rd, P	In Port	$Rd \leftarrow P$	None	1
OUT	P, Rr	Out Port	$P \leftarrow Rr$	None	1
PUSH	Rr	Push Register on Stack	$STACK \leftarrow Rr$	None	2
POP	Rd	Pop Register from Stack	$Rd \gets STACK$	None	2
	ST INSTRUCTIONS				
SBI	P,b	Set Bit in I/O Register	$I/O(P,b) \leftarrow 1$	None	2
CBI	P,b	Clear Bit in I/O Register	$I/O(P,b) \leftarrow 0$	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ROL	Rd	Rotate Left Through Carry	$Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7)$	Z,C,N,V	1
ROR	Rd	Rotate Right Through Carry	$Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0)$	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	$Rd(n) \leftarrow Rd(n+1), n=06$	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	Rd(30)←Rd(74),Rd(74)←Rd(30)	None	1
BSET	s	Flag Set	SREG(s) $\leftarrow 1$	SREG(s)	1
BCLR	s	Flag Clear	$SREG(s) \leftarrow 0$	SREG(s)	1
BST		0	$T \leftarrow Rr(b)$	T	
	Rr, b	Bit Store from Register to T			1
BLD	Rd, b	Bit load from T to Register	$Rd(b) \leftarrow T$	None	1
SEC		Set Carry	C ← 1	С	1
CLC		Clear Carry	$C \leftarrow 0$	С	1
SEN		Set Negative Flag	<u>N</u> ← 1	N	1
CLN		Clear Negative Flag	N ← 0	N	1
SEZ		Set Zero Flag	Z ← 1	Z	1
CLZ		Clear Zero Flag	$Z \leftarrow 0$	Z	1
SEI		Global Interrupt Enable	l ← 1	I	1
CLI		Global Interrupt Disable	I ← 0	I	1
SES		Set Signed Test Flag	S ← 1	S	1
	1	Clear Signed Test Flag	S ← 0	S	1
CLS					1
CLS SEV		Set Twos Complement Overflow.	$V \leftarrow 1$	V	1





Instruction Set Summary (Continued)

Mnemonics	Operands	Description	Operation	Flags	#Clocks
SET		Set T in SREG	T ← 1	Т	1
CLT		Clear T in SREG	$T \leftarrow 0$	Т	1
SEH		Set Half Carry Flag in SREG	H ← 1	Н	1
CLH		Clear Half Carry Flag in SREG	H ← 0	Н	1
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep function)	None	3
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1


Ordering Information

Speed (MHz)	Power Supply	Ordering Code	Package	Operation Range
4	2.7 - 5.5V	ATmega161-4AC	44A	Commercial
		ATmega161-4JC	44J	(0°C to 70°C)
		ATmega161-4PC	40P6	
		ATmega161-4AI	44A	Industrial
		ATmega161-4JI	44J	(-40°C to 85°C)
		ATmega161-4PI	40P6	
8	4.0 - 5.5V	ATmega161-8AC	44A	Commercial
		ATmega161-8JC	44J	(0°C to 70°C)
		ATmega161-8PC	40P6	
		ATmega161-8AI	44A	Industrial
		ATmega161-8JI	44J	(-40°C to 85°C)
		ATmega161-8PI	40P6	

	Package Type				
44A	44-lead, Thin (1.0 mm) Plastic Gull-Wing Quad Flat Package (TQFP)				
44J	44-lead, Plastic J-Leaded Chip Carrier (PLCC)				
40P6	40-lead, 0.600" Wide, Plastic Dual-in-line Package (PDIP)				



Packaging Information







Atmel Headquarters

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL (408) 441-0311 FAX (408) 487-2600

Europe

Atmel U.K., Ltd. Coliseum Business Centre Riverside Way Camberley, Surrey GU15 3YL England TEL (44) 1276-686-677 FAX (44) 1276-686-697

Asia

Atmel Asia, Ltd. Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

Japan

Átmel Japan K.K. 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

Atmel Operations

Atmel Colorado Springs 1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL (719) 576-3300 FAX (719) 540-1759

Atmel Rousset Zone Industrielle 13106 Rousset Cedex France TEL (33) 4-4253-6000 FAX (33) 4-4253-6001

Fax-on-Demand North America:

1-(800) 292-8635 International: 1-(408) 441-0732

e-mail literature@atmel.com

Web Site http://www.atmel.com

BBS 1-(408) 436-4309

© Atmel Corporation 1999.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

Marks bearing [®] and/or [™] are registered trademarks and trademarks of Atmel Corporation.

Terms and product names in this document may be trademarks of others.

