Low-Power High-Performance $\Delta\Sigma$ Modulators

**Features**
- Fourth-Order $\Delta\Sigma$ Architecture
- Clock Jitter Tolerant Architecture
- Input Voltage Range 5 Vp-p (2.5 Vdiff)
- High Dynamic Range (SNR)
  - 124 dB @ 411 Hz Bandwidth
  - 121 dB @ 822 Hz Bandwidth
- Low Total Harmonic Distortion (THD)
  - -118 dB Typical, -112 dB Maximum
- Low Power Consumption
  - Normal Mode: 25 mW per Channel
  - Low Power Mode: 15 mW per Channel
- Small Footprint 24 Pin SSOP Package
- Single or Multi-Channel System Support
  - 1 Channel System; CS5371
  - 2 Channel System; CS5372
  - 3 Channel System; CS5371 + CS5372
  - 4 Channel System; CS5372 + CS5372
- Single or Dual Power Supply Configurations
  - $VA^+ = +5 V$; $VA^- = 0 V$; $VD = +3 V$ to +5 V
  - $VA^+ = +2.5 V$; $VA^- = -2.5 V$; $VD = +3 V$ to +5 V
  - $VA^+ = +3 V$; $VA^- = -3 V$; $VD = +3 V$

**Description**

The CS5371 and CS5372 are one and two channel high dynamic range, fourth-order $\Delta-\Sigma$ modulators intended for geophysical and sonar applications. Used in combination with the CS5376 digital filter, a unique high resolution A/D measurement system results.

The CS5371 and CS5372 provide higher dynamic range and lower total harmonic distortion than our industry standard CS5321 modulator, while consuming significantly less power per channel. The modulators generate an oversampled serial bit stream at 512 kbits per second when operated from a clock frequency of 2.048 MHz.

The CS5371 and CS5372 are available in a small 24-pin SSOP package, providing exceptional performance in a very small footprint.

In normal mode (LPWR = 0, MCLK = 2.048 MHz), power consumption is 25 mW per channel, and in low power mode (LPWR = 1, MCLK = 1.024MHz), power consumption is 15 mW per channel. Each modulator can be independently powered down to 1 mW per channel, and by halting the input clock the modulators enter a micropower state using only 10 $\mu$W per channel.

**ORDERING INFORMATION**

<table>
<thead>
<tr>
<th>Model</th>
<th>Temp Rating</th>
<th>Package</th>
</tr>
</thead>
<tbody>
<tr>
<td>CS5371</td>
<td>-40 °C to +85 °C</td>
<td>24-pin SSOP</td>
</tr>
<tr>
<td>CS5372</td>
<td>-40 °C to +85 °C</td>
<td>24-pin SSOP</td>
</tr>
</tbody>
</table>
TABLE OF CONTENTS

1. CHARACTERISTICS/SPECIFICATIONS .................................................................. 4
   ANALOG CHARACTERISTICS .......................................................................... 4
   5.0 AND 3.0 V DIGITAL CHARACTERISTICS ................................................ 6
   ABSOLUTE MAXIMUM RATINGS .................................................................... 6
   SWITCHING CHARACTERISTICS .................................................................... 7
2. GENERAL DESCRIPTION. .................................................................................. 8
3. MODULATOR PERFORMANCE .......................................................................... 10
   3.1. Full Scale Signal Performance ................................................................. 10
   3.2. Noise Performance .................................................................................. 10
4. SIGNAL INPUTS ............................................................................................... 10
   4.1. Differential Inputs - INR+/-, INF+/- ....................................................... 10
   4.2. Anti-Alias Filters .................................................................................... 11
   4.3. Input Impedance ..................................................................................... 11
   4.4. Maximum Signal Levels .......................................................................... 12
5. INPUT OFFSET .................................................................................................. 12
   5.1. Offset Enable - OFST ............................................................................ 12
   5.2. Offset Drift ............................................................................................ 12
6. VOLTAGE REFERENCE INPUTS .................................................................... 12
   6.1. Voltage Reference Configurations ........................................................... 13
   6.2. VREF Input Impedance .......................................................................... 13
   6.3. Gain Accuracy ........................................................................................ 14
   6.4. Gain Drift .............................................................................................. 14
7. DIGITAL FILTER INTERFACE ....................................................................... 14
   7.1. Modulator Clock - MCLK ....................................................................... 14
   7.2. Modulator Data - MDATA ..................................................................... 14
   7.3. Modulator Sync - MSYNC ..................................................................... 15
   7.4. Modulator Flag - MFLAG ..................................................................... 15
8. POWER MODES ............................................................................................... 15
   8.1. Normal Power Mode .............................................................................. 15
   8.2. Low Power Mode - LPWR ..................................................................... 16
   8.3. Power Down Mode - PWDN ................................................................... 16
   8.4. Micro Power Mode ................................................................................ 16
9. POWER SUPPLY ............................................................................................. 16
   9.1. Power Supply Configurations ................................................................. 16
   9.2. Power Supply Bypassing ....................................................................... 16
   9.3. SCR Latch-up Considerations .................................................................. 16
   9.4. DC-DC Converter Considerations ........................................................... 17
   9.5. Power Supply Rejection ......................................................................... 17
10. PIN DESCRIPTION - CS5371 ....................................................................... 18
11. PIN DESCRIPTION - CS5372 ....................................................................... 20
12. PACKAGE DIMENSIONS ............................................................................... 22

Contacting Cirrus Logic Support
For a complete listing of Direct Sales, Distributor, and Sales Representative contacts, visit the Cirrus Logic web site at:
http://www.cirrus.com/corporate/contacts/

Preliminary product information describes products which are in production, but for which full characterization data is not yet available. Advance product information describes products which are in development and subject to development changes. Cirrus Logic, Inc. has made best efforts to ensure that the information contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided "AS IS" without warranty of any kind (express or implied). No responsibility is assumed by Cirrus Logic, Inc. for the use of this information, nor for infringements of patents or other rights of third parties. This document is the property of Cirrus Logic, Inc. and implies no license under patents, copyrights, trademarks, or trade secrets. No part of this publication may be copied, reproduced, stored in a retrieval system, or transmitted, in any form or by any means (electronic, mechanical, photographic, or otherwise) without the prior written consent of Cirrus Logic, Inc. Items from any Cirrus Logic website or disk may be printed for use by the user. However, no part of the printout or electronic files may be copied, reproduced, stored in a retrieval system, or transmitted, in any form or by any means (electronic, mechanical, photographic, or otherwise) without the prior written consent of Cirrus Logic, Inc. Furthermore, no part of this publication may be used as a basis for manufacture or sale of any items without the prior written consent of Cirrus Logic, Inc. The names of products of Cirrus Logic, Inc. or other vendors and suppliers appearing in this document may be trademarks or service marks of their respective owners which may be registered in some jurisdictions. A list of Cirrus Logic, Inc. trademarks and service marks can be found at http://www.cirrus.com.
1. CHARACTERISTICS/SPECIFICATIONS

ANALOG CHARACTERISTICS

Notes: $T_A = -40\ ^\circ C$ to $+85\ ^\circ C$; $VA+ = 2.5\ V \pm 5\%$; $VA- = -2.5\ V \pm 5\%$; $VD = 3\ V \pm 5\%$; $DGND = 0\ V$; $MCLK = 2.048\ MHz$; $LPWR = 0$; $VREF+/- = 2.5\ V$ ($VREF- = -2.5\ V$; $VREF+ = 0\ V$);

Devices are connected as shown in Figure 3, the System Connection Diagram, unless otherwise specified.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Specified Temperature Range</td>
<td>$T_A$</td>
<td>-40</td>
<td>-</td>
<td>+85</td>
<td>°C</td>
</tr>
</tbody>
</table>

**Dynamic Performance**

<table>
<thead>
<tr>
<th>Dynamic Range</th>
<th>SNR</th>
<th>-</th>
<th>109</th>
<th>-</th>
<th>dB</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ofst = 1</td>
<td>0 Hz to 1644 Hz</td>
<td>-</td>
<td>121</td>
<td>-</td>
<td>dB</td>
</tr>
<tr>
<td>0 Hz to 822 Hz</td>
<td>121</td>
<td>124</td>
<td>-</td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td>0 Hz to 411 Hz</td>
<td>121</td>
<td>127</td>
<td>-</td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td>0 Hz to 206 Hz</td>
<td>121</td>
<td>130</td>
<td>-</td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td>0 Hz to 103 Hz</td>
<td>121</td>
<td>133</td>
<td>-</td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td>0 Hz to 51.5 Hz</td>
<td>121</td>
<td>136</td>
<td>-</td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td>0 Hz to 25.75 Hz</td>
<td>121</td>
<td>-</td>
<td>-118</td>
<td>-112</td>
<td>dB</td>
</tr>
<tr>
<td>Total Harmonic Distortion</td>
<td>THD</td>
<td>-</td>
<td>-118</td>
<td>-112</td>
<td>dB</td>
</tr>
<tr>
<td>Intermodulation Distortion</td>
<td>IMD</td>
<td>-</td>
<td>-115</td>
<td>-</td>
<td>dB</td>
</tr>
</tbody>
</table>

**DC Accuracy**

<table>
<thead>
<tr>
<th>Channel to Channel Gain Variation</th>
<th>CGV</th>
<th>-</th>
<th>1</th>
<th>-</th>
<th>%</th>
</tr>
</thead>
<tbody>
<tr>
<td>Full Scale Error</td>
<td>FSE</td>
<td>-</td>
<td>1</td>
<td>-</td>
<td>%</td>
</tr>
<tr>
<td>Full Scale Drift</td>
<td>TCFS</td>
<td>-</td>
<td>5</td>
<td>-</td>
<td>ppm/°C</td>
</tr>
<tr>
<td>Offset</td>
<td>VZSE</td>
<td>-</td>
<td>1</td>
<td>-</td>
<td>mV</td>
</tr>
<tr>
<td>Offset after Calibration</td>
<td>±1</td>
<td>-</td>
<td>-</td>
<td>μV</td>
<td></td>
</tr>
<tr>
<td>Offset Calibration Range</td>
<td>-</td>
<td>100</td>
<td>-</td>
<td>%F.S.</td>
<td></td>
</tr>
<tr>
<td>Offset Drift</td>
<td>TCZSE</td>
<td>-</td>
<td>1</td>
<td>-</td>
<td>μV/°C</td>
</tr>
</tbody>
</table>

Notes:
1. Dynamic Range defined as $20\log\left(\frac{\text{RMS full scale}}{\text{RMS idle noise}}\right)$
2. Tested with full scale input signal of 31.25 Hz; OWR = 1000 sps; Ofst = 0 or Ofst = 1.
3. Characterized with input signals of 31.25 Hz and 52.63 Hz, each 6 dB down from full scale, OWR = 1000 sps.
4. Specification is for the parameter over the specified temperature range and is for the CS5371/CS5372 devices only and does not include the effects of external components.
5. Specifications are guaranteed by design and/or characterization.
6. The offset after calibration specification applies to the effective offset voltage for a full scale input to the CS5371/CS5372 modulator, but is measured from the output digital codes from the CS5376.
7. The CS5371/CS5372 offset calibration is performed digitally and includes full scale range. Calibration offsets greater than ± 5% of full scale will begin to subtract from the dynamic range.
Notes: 8. The upper bandwidth limit is determined by the CS5376 digital filter. A simple single pole anti-alias filter with a -3 dB frequency at (MCLK / 256) should be placed in front of each channel.

9. The input voltage range is for the configuration depicted in Figure 3, the System Connection Diagram, and applies to signal frequencies from DC to the stop-band frequency selected in the CS5376.

10. Per channel. All outputs unloaded. All digital inputs forced to VD or GND respectively.

11. In Low Power Mode LPWR = 1, the Master Clock MCLK is reduced to 1.024 MHz. This reduces the signal bandwidth by a factor of 2.

12. Tested with a 100 mVp-p sine wave applied separately to each supply.
5.0 AND 3.0 V DIGITAL CHARACTERISTICS

Notes: $T_A = 25 \, ^\circ C$; $VA+, \, VD = 5 \, V \pm 5\%$ or $3 \, V \pm 5\%$; AGND, DGND = 0 V; All voltages with respect to DGND.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>High-Level Input Voltage</td>
<td>$V_{IH}$</td>
<td>$0.6 \cdot VD$</td>
<td>-</td>
<td>$VD$</td>
<td>V</td>
</tr>
<tr>
<td>Low-Level Input Voltage</td>
<td>$V_{IL}$</td>
<td>0.0</td>
<td>-</td>
<td>0.8</td>
<td>V</td>
</tr>
<tr>
<td>High-Level Output Voltage</td>
<td>$I_{out} = -5.0 , mA$</td>
<td>$V_{OH}$</td>
<td>$(VD) - 1.0$</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Low-Level Output Voltage</td>
<td>$I_{out} = 5.0 , mA$</td>
<td>$V_{OL}$</td>
<td>-</td>
<td>-</td>
<td>0.4</td>
</tr>
<tr>
<td>Input Leakage Current</td>
<td>$I_{IN}$</td>
<td>-</td>
<td>±1</td>
<td>±10</td>
<td>µA</td>
</tr>
<tr>
<td>3-State Leakage Current</td>
<td>$I_{OZ}$</td>
<td>-</td>
<td>-</td>
<td>±10</td>
<td>µA</td>
</tr>
<tr>
<td>Digital Output Pin Capacitance</td>
<td>$C_{out}$</td>
<td>-</td>
<td>9</td>
<td>-</td>
<td>pF</td>
</tr>
</tbody>
</table>

ABSOLUTE MAXIMUM RATINGS

Notes: DGND = 0 V

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>DC Power Supplies (Note 13 and 14)</td>
<td>VD</td>
<td>-0.3</td>
<td>-</td>
<td>+6.0</td>
<td>V</td>
</tr>
<tr>
<td>Positive Digital</td>
<td>VA+</td>
<td>-0.3</td>
<td>-</td>
<td>+6.0</td>
<td>V</td>
</tr>
<tr>
<td>Positive Analog</td>
<td>VA-</td>
<td>+0.3</td>
<td>-</td>
<td>-3.3</td>
<td>V</td>
</tr>
<tr>
<td>Negative Analog</td>
<td>VA-</td>
<td>+0.3</td>
<td>-</td>
<td>-3.3</td>
<td>V</td>
</tr>
<tr>
<td>Input Current, Any Pin Except Supplies</td>
<td>$I_{IN}$</td>
<td>-</td>
<td>-</td>
<td>±10</td>
<td>mA</td>
</tr>
<tr>
<td>(Note 15 and 16)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Input Current, Supplies</td>
<td>$I_{IN}$</td>
<td>-</td>
<td>-</td>
<td>±50</td>
<td>mA</td>
</tr>
<tr>
<td>(Note 16)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Output Current</td>
<td>$I_{OUT}$</td>
<td>-</td>
<td>-</td>
<td>±25</td>
<td>mA</td>
</tr>
<tr>
<td>Power Dissipation</td>
<td>PDN</td>
<td>-</td>
<td>-</td>
<td>500</td>
<td>mW</td>
</tr>
<tr>
<td>(Note 17)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Analog Input Voltage</td>
<td>$V_{INA}$</td>
<td>-0.3</td>
<td>-</td>
<td>$(VA+) + 0.3$</td>
<td>V</td>
</tr>
<tr>
<td>All Analog Pins</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Digital Input Voltage</td>
<td>$V_{IND}$</td>
<td>-0.3</td>
<td>-</td>
<td>$(VD) + 0.3$</td>
<td>V</td>
</tr>
<tr>
<td>All Digital Pins</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Ambient Operating Temperature</td>
<td>$T_A$</td>
<td>-40</td>
<td>-</td>
<td>85</td>
<td>°C</td>
</tr>
<tr>
<td>Storage Temperature</td>
<td>$T_{stg}$</td>
<td>-65</td>
<td>-</td>
<td>150</td>
<td>°C</td>
</tr>
</tbody>
</table>

Notes:
13. VA+ and VA- must satisfy ($(VA+) - (VA-)) < +6.6 \, V$.
14. VD and VA- must satisfy ($(VD) - (VA-)) < +7.6 \, V$.
15. Includes continuous over-voltage conditions at the analog input (AIN) pins.
16. Transient current of up to 100 mA can be safely tolerated without SCR latch-up.
17. Total power dissipation, including all input and output currents.
SWITCHING CHARACTERISTICS Notes: \( T_A = -40 \, ^\circ\text{C} \) to \(+85 \, ^\circ\text{C} \); \( V_{A+} = +2.5 \, \text{V} \pm 5\% \) \( V_{A-} = -2.5 \, \text{V} \pm 5\% \); \( V_D = 3 \, \text{V} \pm 5\% \); Inputs: Logic 0 = 0 V, Logic 1 = \( V_D \); \( C_L = 50 \, \text{pF} \)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>MCLK Frequency</td>
<td>( f_c )</td>
<td>0.1</td>
<td>2.048</td>
<td>2.2</td>
<td>MHz</td>
</tr>
<tr>
<td>MCLK Duty Cycle</td>
<td>-</td>
<td>40</td>
<td>-</td>
<td>60</td>
<td>%</td>
</tr>
<tr>
<td>MCLK Jitter (In-band, Aliased in-band)</td>
<td>-</td>
<td>-</td>
<td>300</td>
<td>ps</td>
<td></td>
</tr>
<tr>
<td>MCLK Jitter (Out-of-band)</td>
<td>-</td>
<td>-</td>
<td>1</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Rise Times: Any Digital Input</td>
<td>( t_{\text{risein}} )</td>
<td>-</td>
<td>-</td>
<td>50</td>
<td>ns</td>
</tr>
<tr>
<td>Any Digital Output</td>
<td>( t_{\text{riseout}} )</td>
<td>-</td>
<td>50</td>
<td>100</td>
<td>ns</td>
</tr>
<tr>
<td>Fall Times: Any Digital Input</td>
<td>( t_{\text{fallin}} )</td>
<td>-</td>
<td>-</td>
<td>50</td>
<td>ns</td>
</tr>
<tr>
<td>Any Digital Output</td>
<td>( t_{\text{fallout}} )</td>
<td>-</td>
<td>50</td>
<td>100</td>
<td>ns</td>
</tr>
<tr>
<td>MSYNC Setup Time to MCLK falling</td>
<td>( t_{\text{mss}} )</td>
<td>20</td>
<td>-</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>MSYNC Hold Time after MCLK falling</td>
<td>( t_{\text{msh}} )</td>
<td>20</td>
<td>-</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>MCLK rising to Valid MFLAG</td>
<td>( t_{\text{mfh}} )</td>
<td>-</td>
<td>35</td>
<td>65</td>
<td>ns</td>
</tr>
<tr>
<td>MCLK rising to Valid MDATA</td>
<td>( t_{\text{mdv}} )</td>
<td>-</td>
<td>60</td>
<td>90</td>
<td>ns</td>
</tr>
</tbody>
</table>

Notes: 18. If MCLK is removed, the CS5372 enters a micro power state.
19. Excludes MCLK input, MCLK should be driven with a signal having rise/fall times of 25 ns or faster.
20. MSYNC latched on MCLK falling edge, data output on next MCLK rising edge.

Figure 1. Rise and Fall Times

Figure 2. CS5372 Interface Timing
2. GENERAL DESCRIPTION.

The CS5371 and CS5372 are one and two channel fourth-order $\Delta - \Sigma$ modulators, optimized for extremely high resolution measurement of signals between DC and 1644 Hz. They are designed to be used with the CS5376 low power multi-channel decimation filter. Figure 3 on page 8 shows a four-channel system connection diagram for two CS5372 and one CS5376.

High Performance

The CS5371/CS5372 modulators have exceptional performance characteristics. Modulator dynamic range (SNR) is 124 dB over a 411 Hz bandwidth, with total harmonic distortion (THD) of -118 dB.

Low Power Consumption

The CS5371/CS5372 modulators have very low power consumption. Power consumption is only 25 mW per channel in normal mode (LPWR=0, MCLK=2.048 MHz), and 15 mW per channel in low power mode (LPWR=1, MCLK=1.024 MHz).

An independently selectable power-down mode (PWDN=1) can be used to disable a modulator and reduces its power consumption to 1 mW. If MCLK is then halted (MCLK=0), the modulator enters a micropower state using only 10 $\mu$W per channel.

Small Package Size

The CS5371/CS5372 modulators are available in a very small 24-pin SSOP package approximately 8 mm x 8 mm in size. The CS5372 has two modulator channels per package to increase board layout density even further.

Multi-Channel System Support

Combining the CS5371 and CS5372 modulators with the CS5376 digital filter permits multiple channel system configurations to be supported.

- 1 Channel - CS5371, CS5376
- 2 Channel - CS5372, CS5376
- 3 Channel - CS5371, CS5372, CS5376
- 4 Channel - CS5372, CS5372, CS5376

Differential Analog Signal Inputs

The CS5371/CS5372 modulators have differential analog inputs capable of measuring signals up to 5.0 V peak-to-peak (2.5 V fully differential) when using a 2.5 V voltage reference. The inputs will tolerate a 5% over-range voltage and continue operating at full specification.

Digital Filter Interface

The CS5371/CS5372 modulators are designed to operate with the CS5376 digital filter. The CS5376 generates the modulator clock and synchronization signal inputs (MCLK and MSYNC), while receiving the modulator data and over-range flag outputs (MDATA and MFLAG). The modulators produce an oversampled $\Delta - \Sigma$ serial bit stream at 512 kbits per second when operated from a 2.048 MHz modulator clock.

Multiple Power Supply Configurations

The CS5371/CS5372 modulators support multiple power supply configurations. They can run from single or dual supplies in the following configurations:

- VA+ = +5V; VA- = 0V; VD = +3V to +5V
- VA+ = +2.5V; VA- = -2.5V; VD = +3V to +5V
- VA+ = +3V; VA- = -3V; VD = +3V
Figure 3. System Connection Diagram
3. MODULATOR PERFORMANCE

Figures 4 and 5 illustrate the spectral performance of the CS5371/CS5372 modulators when combined with the CS5376 digital filter. The plots were created from ten averaged 1024 point FFTs.

3.1. Full Scale Signal Performance

Figure 4 illustrates the full-scale signal performance of the CS5371/CS5372 modulators and CS5376 digital filter using a 31.25 Hz input signal and a 1000 sps output word rate. The outstanding full-scale signal characteristics of the CS5371/CS5372 modulators are shown, with no harmonic components exceeding -120 dB. Analysis of this data set yields a signal-to-noise ratio (SNR) of 124.0 dB and a signal-to-distortion ratio (SDR) of 119.0 dB. Note that the full-scale signal peak in Figure 4 shows a slightly reduced amplitude due to spectral smearing associated with the FFT windowing function, and is a purely digital phenomenon.

3.2. Noise Performance

Figure 5 illustrates the noise performance of the CS5371/CS5372 modulators and CS5376 digital filter using a 31.25 Hz -24 dB input signal and a 1000 sps output word rate. The outstanding noise characteristics of the CS5371/CS5372 modulators are shown, with the averaged noise components consistently below the -150 dB level. Analysis of this data set yields a dynamic range of 124.7 dB. Note that the 0.7 dB variation between the signal-to-noise calculation in Figure 4 and the dynamic range calculation in Figure 5 is not modulator dependent and results from jitter in the test signal generator when producing a full scale output, as evidenced by the skirt surrounding the signal peak below the -140 dB level in Figure 4.

4. SIGNAL INPUTS

The CS5371/CS5372 modulators use a switched capacitor architecture for the analog signal inputs, which has increased jitter tolerance relative to continuous time signal input stages.

4.1. Differential Inputs - INR+/-, INF+/-

The analog signal inputs are differential and use four pins: INR+, INR-, INF+, and INF-. The positive inputs, INR+ and INF+, are connected to the positive half of the differential signal, while the negative inputs, INR- and INF-, are connected to
4.2. Anti-Alias Filters

The CS5371/CS5372 modulator inputs must be bandwidth limited to ensure modulator loop stability and to prevent aliased high-frequency signals. The modulators are 4th order and so are conditionally stable, and can be adversely affected by high amplitude out-of-band signals. Also, aliasing effects degrade modulator performance if the analog inputs are not bandwidth limited since out-of-band signals can appear in the measurement bandwidth. The use of a simple single pole low-pass anti-alias filter on the differential inputs ensures out-of-band signals are eliminated.

Anti-alias filtering may be accomplished actively in an amplifier stage ahead of the CS5371/CS5372 modulator, or passively using an RC filter across the differential rough and fine analog inputs. An RC filter is recommended, even when using an amplifier stage, as it minimizes the ‘charge kick’ that the driving amplifier sees as switched capacitor sampling is performed.

The -3 dB corner of the input anti-alias filter should be set to the internal modulator sampling clock divided by 64. The modulator sampling clock is a division by 4 of the modulator clock, MCLK. With MCLK=2.048 MHz the modulator sampling clock is 512 kHz, requiring an input filter with a -3 dB corner at 8 kHz.

\[
\text{MCLK Frequency} = \frac{\text{MCLK}}{4} = 512 \text{ kHz}
\]

\[
\text{-3 dB Filter Corner} = \frac{\text{Sample Freq}}{64} = 8 \text{ kHz}
\]

\[
\text{RC filter} = 8 \text{ kHz} = \frac{1}{2\pi \times (2 \times R_{\text{diff}}) \times C_{\text{diff}}}
\]

It should be noted that when using low power mode (LPWR=1 and MCLK=1.024 MHz) the modulator sampling clock is 256 kHz, so the -3 dB filter corner should be scaled down to 4 kHz.

\[
\text{MCLK Frequency} = 1.024 \text{ MHz}
\]

\[
\text{Sampling Frequency} = \frac{\text{MCLK}}{4} = 256 \text{ kHz}
\]

\[
\text{-3 dB Filter Corner} = \frac{\text{Sample Freq}}{64} = 4 \text{ kHz}
\]

\[
\text{RC filter} = 4 \text{ kHz} = \frac{1}{2\pi \times (2 \times R_{\text{diff}}) \times C_{\text{diff}}}
\]

Figure 3 illustrates the CS5372/CS5376 system connections with input anti-alias filter components. Filter components on the rough and fine pins should be identical values for optimum performance, with the capacitor values a minimum of 0.01 µF. The rough input can use either X7R or COG capacitors, while the fine input requires COG type capacitors for optimal linearity. Using X7R capacitors on the fine inputs will degrade signal to distortion performance up to 8 dB.

4.3. Input Impedance

Due to the dynamic switched-capacitor input architecture the input current required from the analog signal source, and thus the input impedance of the analog input pins, changes any time MCLK is changed. The input impedance of the rough charge inputs, INR+ and INR-, is \([1 / (f \times C)]\) where \(f\) is the modulator clock frequency, MCLK, and \(C\) is the internal sampling capacitor. A 2.048 MHz modulator clock yields a rough input impedance of approximately \([1 / (2.048 \text{ MHz}) \times (20 \text{ pF})]\), or about 24 kohms.

Internal to the modulator the rough charge inputs pre-charge the sampling capacitor used by the fine inputs, therefore the effective input impedance of the fine inputs is orders of magnitude above the impedance of the rough inputs.
4.4. Maximum Signal Levels

The CS5371/CS5372 modulators are 4th order and are therefore conditionally stable, and may go into an oscillatory condition if the analog inputs over-range beyond full scale by more than 5%. If an unstable condition is detected, the modulators collapse to a 1st order system until loop stability is achieved. During this time, the MFLAG pin transitions from low to high signaling the CS5376 digital filter to set an error bit in the digital output word. The analog input signal must be reduced to within the full scale range of the converter for at least 32 MCLK cycles for the modulators to recover from an unstable condition.

5. INPUT OFFSET

The CS5371/CS5372 modulators are \(\Delta-\Sigma\) type and so can produce ‘idle tones’ in the passband when the input signal is a steady state DC signal within about \(\pm 50\) mV of the common mode input voltage. Idle tones result from patterns in the output bit-stream and appear in the measurement spectrum about -135 dB down from full scale.

Idle tones can be eliminated by adding 100 mV or more of differential DC offset to the modulator inputs. The added offset should be applied differentially to the inputs, common mode offsets do not affect idle tones.

5.1. Offset Enable - OFST

If the analog inputs are within \(\pm 50\) mV of the common mode voltage when no signal is present, the OFST pin can be used to eliminate idle tones. When OFST=1, +100 mV of differential offset is added to the modulator analog inputs to push the idle tones out of the measurement bandwidth. Care should be taken that when OFST is active, offset voltages generated by external circuitry do not negate the internally added offset.

5.2. Offset Drift

Offset drift characteristics vary from part to part and with changes in the power supply voltages. If the CS5371/CS5372 is used in precision DC measurement applications where offset drift is to be minimized, the power supplies should be well regulated.

For the lowest offset drift, the CS5371/CS5372 modulators should operate with an MCLK of 2.048 MHz. The offset drift rate is inversely proportional to clock frequency, with slower modulator clock rates exhibiting more offset drift. Operating from an MCLK of 1.024 MHz results in twice the offset drift rate compared to an MCLK of 2.048 MHz.

Because offset drift is not linear with temperature, an exact drift rate per °C cannot be specified. The CS5371/CS5372 modulators will exhibit approximately 5 ppm/°C of offset drift operating with an MCLK of 2.048 MHz.

6. VOLTAGE REFERENCE INPUTS

The CS5371/CS5372 modulators are designed to operate with a 2.5 V voltage reference applied across the VREF+ and VREF- pins to set the full scale signal range of the analog inputs. A 2.5 V voltage reference results in the highest dynamic range and best signal-to-noise performance, though smaller reference voltages may be used. When the CS5371/CS5372 modulators are operated with a 2.5 V reference, the analog inputs measure full scale signals of 5 volts peak-to-peak, or 2.5 volts differential.

In a single supply power configuration the voltage reference output should be connected to the VREF+ pin with the VREF- pin connected to ground. In a dual supply power configuration the voltage reference should be powered from the VA+ and VA- supplies, with the modulator VREF+ pin connected to the voltage reference output and the
VREF pin connected to VA-. Because most 2.5 V voltage references require a power supply voltage greater than 3 V to operate, when powering the voltage reference from dual $\pm 2.5$ V or $\pm 3.0$ V supplies the reference voltage into the VREF+ pin is defined relative to the VA- supply.

The selected voltage reference should produce less than 1 $\mu$Vrms of noise in the measurement bandwidth on the VREF+ pin. The CS5376 digital filter output word rate selection determines the bandwidth over which voltage reference noise affects the CS5371/CS5372 modulator dynamic range.

### 6.1. Voltage Reference Configurations

For a 2.5 V reference, the Linear Technology LT1019-2.5 voltage reference yields low enough noise if the output is filtered with a low pass RC filter as shown in Figure 6. The filtered version in Figure 6 is acceptable for most spectral measurement applications, but a buffered version with lower source impedance, Figure 7, may be preferred for DC measurement applications. The configuration shown in Figure 7 can use a Linear Technology LT1077 or similar low voltage op-amp to buffer the voltage reference output.

#### 6.2. VREF Input Impedance

Due to the dynamic switched-capacitor input architecture the input current required from the voltage reference, and thus the input impedance of the modulator VREF+ pin, will change any time MCLK is changed. The input impedance of the voltage reference input is calculated similar to the analog signal input impedance as $[1 / (f \times C)]$ where $f$ is the modulator clock frequency, MCLK,
and C is the internal sampling capacitor. A 2.048 MHz MCLK yields a voltage reference input impedance of approximately \( \frac{1}{(2.048 \text{ MHz})*(20 \text{ pF})} \), or about 24 kohms.

6.3. Gain Accuracy

Gain accuracy of the CS5371/CS5372 modulators is affected by variation of the voltage reference input. A change in the voltage reference input impedance due to a change in MCLK could affect gain accuracy when using the higher source impedance configuration of Figure 6. The VREF+ pin input impedance and the external low-pass filter resistor create a resistive voltage divider for the output reference voltage, reducing the effective voltage reference input. If gain error is to be minimized, especially when MCLK is to be changed, the voltage reference should have a low output impedance to minimize the effect of the resistive voltage divider. The buffered voltage reference configuration of Figure 7 offers lower output impedance and more stable gain characteristics.

6.4. Gain Drift

Gain drift of the CS5371/CS5372 modulators due to temperature is around 5 ppm/°C, and does not include the temperature drift characteristics of the external voltage reference. Gain drift is not affected by the modulator sample rate or by power supply variations.

7. DIGITAL FILTER INTERFACE

The CS5371/CS5372 modulators are designed to operate with the CS5376 digital filter. The CS5376 generates the modulator clock and synchronization signal inputs (MCLK and MSYNC), while receiving the modulator data and over-range flag outputs (MDATA and MFLAG). The modulators produce an oversampled Δ−Σ serial bit stream at 512 kbits per second when operated from a 2.048 MHz modulator clock.

7.1. Modulator Clock - MCLK

For proper operation, the CS5371/CS5372 modulators must be provided with a CMOS compatible clock on the MCLK pin. MCLK is internally divided by four to generate the modulator sampling clock. MCLK must have less than 300 ps of in-band jitter to maintain full performance specifications.

When used with the CS5376 digital filter, MCLK is automatically generated and is typically 2.048 MHz or 1.024 MHz. MCLK can be generated by other means, using a crystal oscillator for example, and can run any rate between 100 kHz and 2.2 MHz. If MCLK is disabled, the modulators are placed into a micro-power state. They are equipped with loss of clock detection circuitry to force power down if MCLK is removed.

The choice of MCLK frequency affects the performance of the CS5371/CS5372 modulators. They exhibit the best dynamic range (SNR) performance with faster MCLK rates because of increased oversampling of the analog input signal. The modulators exhibit the best total harmonic distortion (THD) performance with slower MCLK rates because slower sampling allows more time to settle the analog input signal.

7.2. Modulator Data - MDATA

The CS5371/CS5372 modulators output a Δ−Σ serial bitstream to the MDATA pin, with a one’s density proportional to the amplitude of the analog input signal and a bit rate determined by the modulator sampling clock. The modulator sampling clock is a divide by four of MCLK, so for a 2.048 MHz MCLK the modulator sampling clock and MDATA output bit rate will be 512 kHz.

The MDATA output has a one’s density defined as nominal 50% for no signal input, 86% for positive full scale, and 14% for negative full scale. It has a maximum positive over-range capability to 93% and a maximum negative over-range capability to
7%. The one’s density of the MDATA output is defined as the ratio of ‘1’ bits to total bits in the serial bitstream output, i.e. an 86% one’s density has, on average, a ‘1’ value in 86 of every 100 output data bits.

When operated with the CS5376 digital filter, the full scale 24-bit output codes range from 0x5FFFFF (decimal 6,291,455) to 0xA00001 (decimal -6,291,455).

The MSYNC input is rising edge triggered and resets the internal MCLK counter-divider so the analog sampling instant occurs during a consistent MCLK phase. It also sets the MDATA output timing so the bitstream can be properly sampled by the CS5376 digital filter input.

7.4. Modulator Flag - MFLAG

The CS5371/CS5372 modulators are 4th order ∆–Σ and are therefore conditionally stable. The modulators may go into an oscillatory condition if the analog inputs are over-ranged more than 5% past either positive or negative full scale.

If an unstable condition is detected, the modulators collapse to a 1st order system until loop stability is achieved. During this time, the MFLAG pin transitions from low to high to signal an error condition. The analog input signal must be reduced to within the full scale range for at least 32 MCLK cycles for the modulator to recover from an unstable condition.

The MFLAG output connects to a dedicated input on the CS5376 digital filter, causing an error bit to be set in the status portion of the digital output data word when detected.

8. POWER MODES

Four power modes are available when using the CS5371/CS5372 modulators. Normal power and low power modes are operational modes, power down and micro power modes are non-operational standby modes.

8.1. Normal Power Mode

The normal operational mode for the modulators, LPWR=0 and MCLK=2.048 MHz, provides the best performance with power consumption of 25 mW per channel. This power mode is recommended when maximum conversion accuracy is required.

<table>
<thead>
<tr>
<th>Modulator Input Signal</th>
<th>CS5376 Filter Output Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>&gt; + (VREF + 5%)</td>
<td>Error Flag Possible</td>
</tr>
<tr>
<td>= + (VREF + 5%)</td>
<td>64CCCCC +6606028</td>
</tr>
<tr>
<td>+VREF</td>
<td>5FFFFF +6291455</td>
</tr>
<tr>
<td>0V</td>
<td>000000 0</td>
</tr>
<tr>
<td>-VREF</td>
<td>0A0001 -6291455</td>
</tr>
<tr>
<td>= - (VREF + 5%)</td>
<td>9B3334 -6606028</td>
</tr>
<tr>
<td>&gt; - (VREF + 5%)</td>
<td>Error Flag Possible</td>
</tr>
</tbody>
</table>

Note that for a full scale input signal, 5 V_p-p (2.5 V_diff) with VREF=2.5 V, the CS5371/CS5372 and CS5376 chip set does not output a maximum 24-bit 2’s complement digital code of 0x7FFFFFFF (digital 8,388,607), but instead a lower scaled value to allow over-range capability. The CS5376 converts to full performance specification up to a positive over-range value of 0x64CCCCC (decimal 6,606,028) and down to a negative over-range value of 0x9B3334 (decimal -6,606,028).
8.2. Low Power Mode - LPWR

The modulators have a low-power operational mode, LPWR=1 and MCLK=1.024 MHz, that reduces power consumption to 15 mW per channel at the expense of 3 dB of dynamic range. This operational mode is recommended when minimizing power is more important than maximizing dynamic range.

When operated with LPWR=1, the modulator sampling clock (MCLK / 4) must be restricted to rates of 256 kHz or less, which requires MCLK to run at 1.024 MHz or less. Operating in low power mode with modulator sample rates greater than 256 kHz will significantly degrade total harmonic distortion performance.

8.3. Power Down Mode - PWDN

The modulators have a power down mode, PWDN=1 and MCLK=Active, that disables the operation of the selected modulator channel and reduces its power consumption to 1 mW. Each modulator has an independent power down pin, PWDN on the CS5371 and PWDN1, PWDN2 on the CS5372. Note that when the modulators are powered down and MCLK is active, the internal clock generator is still drawing minimal currents.

8.4. Micro Power Mode

Standby power consumption of the modulators can be minimized by placing them into a micro power mode, PWDN=1 and MCLK=0. Micro power mode requires setting the PWDN pin and halting MCLK to remove the clock generator input current. Micro power mode consumes only 10 µW of power.

9. POWER SUPPLY

The CS5371/CS5372 modulators have one positive analog power supply pin, VA+, one negative analog power supply pin, VA-, one digital power supply pin, VD, and one digital ground pin, DGND. The analog and digital circuitry is separated internally to enhance performance, therefore power must be supplied to all three supply pins and the digital ground pin must be referenced to system ground.

9.1. Power Supply Configurations

The CS5371/CS5372 analog supplies can be powered by a single +5 V supply and analog ground, or by dual supplies of ±2.5 V or ±3.0 V. When using dual supplies, the positive and negative analog power supplies must be equivalent in voltage but opposite in polarity and must satisfy the following conditions:

\[
(VA+) - (VA-) < 6.6 \text{ volts}
\]

\[
(VD) - (VA-) < 7.6 \text{ volts}
\]

These conditions permit several power supply configurations.

\[VA+ = +5 \text{ V}; VA- = 0 \text{ V}; VD+ = +3 \text{ V to } +5 \text{ V}\]

\[VA+ = +2.5 \text{ V}; VA- = -2.5 \text{ V}; VD+ = +3 \text{ V to } +5 \text{ V}\]

\[VA+ = +3 \text{ V}; VA- = -3 \text{ V}; VD+ = +3 \text{ V}\]

When used with the CS5376 digital filter the maximum voltage differential between the modulator digital supply, VD, and the CS5376 digital supply, VDD2, must be less than 0.3 V.

9.2. Power Supply Bypassing

The analog and digital supply pins, VA+, VA-, and VD, should be decoupled to system ground with 0.01 µF and 10 µF capacitors, or with a single 0.1 µF capacitor. Bypass capacitors can be X7R, tantalum, or any other dielectric types.

9.3. SCR Latch-up Considerations

The VA- pin is tied to the CS5371/CS5372 substrate and should always be connected to the most negative supply voltage to ensure SCR latch-up does not occur. In general, latch-up may occur when any pin voltage is 0.7 V or more below VA-.
When using dual power supplies, it is recommended to connect the VA- analog supply pin to system ground using a reversed biased Schottky diode. This configuration clamps the VA- pin a maximum of 0.3 V above ground to ensure SCR latch-up does not occur during power up. If the VA+ supply ramps before the VA- supply, the VA- pin can be pulled above ground through the CS5371/CS5372. If the VA- supply pin is unintentionally pulled 0.7 V above the DGND pin, SCR latch-up can occur.

9.4. DC-DC Converter Considerations

Many measurement systems are battery powered and utilize DC-DC converters to generate the necessary supply voltages for the system. To minimize the effects of interference, it is desirable to operate the DC-DC converter at a frequency which is rejected by the digital filter, or else synchronously to the modulator sample clock rate. A synchronous DC-DC converter whose operating frequency is derived from MCLK minimizes the potential for ‘beat frequencies’ appearing in the measurement band.

9.5. Power Supply Rejection

Power supply rejection of the CS5371/CS5372 modulators is frequency dependent. The CS5376 digital filter rejects power supply noise for frequencies above the filter corner frequency. For frequencies between DC and the digital filter corner frequency, power supply rejection is nearly constant at 90 dB.
10. PIN DESCRIPTION - CS5371

<table>
<thead>
<tr>
<th>Pin</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>INR+</td>
<td>Rough Non-Inverting Input</td>
</tr>
<tr>
<td>1</td>
<td>24 PWDN Power-down Enable</td>
</tr>
<tr>
<td>INF+</td>
<td>Fine Non-Inverting Input</td>
</tr>
<tr>
<td>2</td>
<td>23 LPWR Low Power Mode Select</td>
</tr>
<tr>
<td>INF-</td>
<td>Fine Inverting Input</td>
</tr>
<tr>
<td>3</td>
<td>22 MFLAG Modulator Flag Output</td>
</tr>
<tr>
<td>INR-</td>
<td>Rough Inverting Input</td>
</tr>
<tr>
<td>4</td>
<td>21 MDATA Modulator Data Output</td>
</tr>
<tr>
<td>VREF+</td>
<td>Positive Voltage Reference Input</td>
</tr>
<tr>
<td>5</td>
<td>20 MSYNC Modulator Sync Input</td>
</tr>
<tr>
<td>VA-</td>
<td>Negative Analog Power Supply</td>
</tr>
<tr>
<td>7</td>
<td>18 VD Positive Digital Power Supply</td>
</tr>
<tr>
<td>VA+</td>
<td>Positive Analog Power Supply</td>
</tr>
<tr>
<td>8</td>
<td>17 DGND Digital Ground</td>
</tr>
<tr>
<td>NC</td>
<td>No Internal Connection</td>
</tr>
<tr>
<td>9</td>
<td>16 NC No Internal Connection</td>
</tr>
<tr>
<td>NC</td>
<td>No Internal Connection</td>
</tr>
<tr>
<td>10</td>
<td>15 NC No Internal Connection</td>
</tr>
<tr>
<td>NC</td>
<td>No Internal Connection</td>
</tr>
<tr>
<td>11</td>
<td>14 OFST Offset Mode Select</td>
</tr>
<tr>
<td>NC</td>
<td>No Internal Connection</td>
</tr>
<tr>
<td>12</td>
<td>13 VD Positive Digital Power Supply</td>
</tr>
</tbody>
</table>

Power Supplies

VA+ – Positive Analog Power Supply, pin 8
Positive supply voltage.

VA- – Negative Analog Power Supply, pin 7
Negative supply voltage.

VD – Positive Digital Power Supply, pin 13, 18
Positive supply voltage.

DGND – Digital Ground, pin 17

Analog Inputs

INR+ – Rough Non-Inverting Input, pin 1
Rough non-inverting analog input. The rough input settles non-linear currents to improve linearity on the fine input and reduce harmonic distortion.

INR- – Rough Inverting Input, pin 4
Rough inverting analog input. The rough input settles non-linear currents to improve linearity on the fine input and reduce harmonic distortion.

INF+ – Fine Non-Inverting Input, pin 2
Fine non-inverting analog input.
INF- – Fine Inverting Input, pin 3
Fine inverting analog input.

VREF+ – Positive Voltage Reference Input, pin 5
Input for an external +2.5 V voltage reference relative to VREF-.

VREF- – Negative Voltage Reference Input, pin 6
This pin must be tied to VA-.

Digital Inputs

MCLK – Modulator Clock Input, pin 19
A CMOS compatible clock input for the modulator internal master clock, nominally 2.048 MHz with an amplitude equal to the VD digital power supply.

MSYNC – Modulator Sync Input, pin 20
A low to high transition resets the internal clock phasing of the modulator. This assures the sampling instant and modulator data output are synchronous to the external system.

OFST – Offset Mode Select, pin 14
When high, adds approximately +100mV of offset to the analog inputs to guarantee any zero input ∆−Σ idle tones are removed. When low, no offset is added.

LPWR – Low Power Mode Select, pin 23
When set high with MCLK operating at 1.024 MHz, modulator power dissipation is reduced to 15 mW per channel.

PWDN – Power-down Mode, pin 24
When high, the modulator is in power down mode and consumes 1mW. Halting MCLK while in power down mode reduces modulator power dissipation to 10 µW.

Digital Outputs

MDATA – Modulator Data Output, pin 21
Modulator data is output as a 1-bit serial data stream at a 512 kHz rate with an MCLK input of 2.048 MHz. Modulator data is output at a 256 kHz rate with an MCLK input of 1.024 MHz.

MFLAG – Modulator Flag Output, pin 22
A high level output indicates the modulator is unstable due to an over-range on the analog inputs.
11. PIN DESCRIPTION - CS5372

<table>
<thead>
<tr>
<th>Pin</th>
<th>Function</th>
<th>Pin Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>VA+</td>
<td>Positive Analog Power Supply, pin 8</td>
<td>1</td>
</tr>
<tr>
<td>VA-</td>
<td>Negative Analog Power Supply, pin 7</td>
<td>2</td>
</tr>
<tr>
<td>VD</td>
<td>Positive Digital Power Supply, pin 18</td>
<td>3</td>
</tr>
<tr>
<td>DGND</td>
<td>Digital Ground, pin 17</td>
<td>4</td>
</tr>
<tr>
<td>VREF+</td>
<td>Voltage Reference Input, pin 5</td>
<td>5</td>
</tr>
<tr>
<td>VREF-</td>
<td>Voltage Reference Input, pin 6</td>
<td>6</td>
</tr>
<tr>
<td>INF1+</td>
<td>Channel 1 &amp; 2 Fine Non-Inverting Input, pin 11</td>
<td>7</td>
</tr>
<tr>
<td>INF2+</td>
<td>Channel 1 &amp; 2 Fine Non-Inverting Input, pin 12</td>
<td>8</td>
</tr>
<tr>
<td>INF1-</td>
<td>Channel 1 &amp; 2 Rough Inverting Input, pin 4</td>
<td>9</td>
</tr>
<tr>
<td>INF2-</td>
<td>Channel 1 &amp; 2 Rough Inverting Input, pin 10</td>
<td>10</td>
</tr>
</tbody>
</table>

**Power Supplies**

- **VA+** – Positive Analog Power Supply, pin 8
  
  Positive supply voltage.

- **VA-** – Negative Analog Power Supply, pin 7
  
  Negative supply voltage.

- **VD** – Positive Digital Power Supply, pin 18
  
  Positive supply voltage.

- **DGND** – Digital Ground, pin 17
  
  **Analog Inputs**

- **INR1+, INR2+** – Channel 1 & 2 Rough Non-Inverting Inputs, pin 1, 12
  
  Rough non-inverting analog inputs. The rough inputs settle non-linear currents to improve linearity on the fine inputs and reduce harmonic distortion.

- **INR1-, INR2-** – Channel 1 & 2 Rough Inverting Inputs, pin 4, 9
  
  Rough inverting analog inputs. The rough inputs settle non-linear currents to improve linearity on the fine inputs and reduce harmonic distortion.

- **INF1+, INF2+** – Channel 1 & 2 Fine Non-Inverting Input, pin 2, 11
  
  Fine non-inverting analog inputs.
INF1-, INF2- – Channel 1 & 2 Fine Inverting Input, pin 3, 10
Fine inverting analog inputs.

VREF+ – Positive Voltage Reference Input, pin 5
Input for an external +2.5V voltage reference relative to VREF-.

VREF- – Negative Voltage Reference Input, pin 6
This pin must be tied to VA-.

**Digital Inputs**

MCLK – Modulator Clock Input, pin 19
A CMOS compatible clock input for the modulator internal master clock, nominally 2.048 MHz with an amplitude equal to the VD digital power supply.

MSYNC – Modulator Sync Input, pin 20
A low to high transition resets the internal clock phasing of the modulator. This assures the sampling instant and modulator data output are synchronous to the external system.

OFST – Offset Mode Select, pin 14
When high, adds approximately +100mV of offset to the analog inputs to guarantee any zero input $\Delta-\Sigma$ idle tones are removed. When low, no offset is added.

LPWR – Low Power Mode Select, pin 23
When set high with MCLK operating at 1.024 MHz, modulator power dissipation is reduced to 15 mW per channel.

PWDN1, PWDN2 – Channel 1 & 2 Power-down Mode, pin 24, 13
When high, the modulator is in power down mode and consumes 1mW. Halting MCLK while in power down mode reduces modulator power dissipation to 10 $\mu$W.

**Digital Outputs**

MDATA1, MDATA2 – Modulator Data Output, pin 21, 16
Modulator data is output as a 1-bit serial data stream at a 512 kHz rate with an MCLK input of 2.048 MHz. Modulator data is output at a 256 kHz rate with an MCLK input of 1.024 MHz.

MFLAG1, MFLAG2 – Modulator Flag, pin 22, 15
A high level output indicates the modulator is unstable due to an over-range on the analog inputs.
12. PACKAGE DIMENSIONS

24 PIN SSOP PACKAGE DRAWING

<table>
<thead>
<tr>
<th>DIM</th>
<th>INCHES</th>
<th>MILLIMETERS</th>
<th>NOTE</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>MIN</td>
<td>MAX</td>
<td>MIN</td>
</tr>
<tr>
<td>A</td>
<td>--</td>
<td>0.084</td>
<td>--</td>
</tr>
<tr>
<td>A1</td>
<td>0.002</td>
<td>0.010</td>
<td>0.05</td>
</tr>
<tr>
<td>A2</td>
<td>0.064</td>
<td>0.074</td>
<td>1.62</td>
</tr>
<tr>
<td>b</td>
<td>0.009</td>
<td>0.015</td>
<td>0.22</td>
</tr>
<tr>
<td>D</td>
<td>0.311</td>
<td>0.335</td>
<td>7.90</td>
</tr>
<tr>
<td>E</td>
<td>0.291</td>
<td>0.323</td>
<td>7.40</td>
</tr>
<tr>
<td>E1</td>
<td>0.197</td>
<td>0.220</td>
<td>5.00</td>
</tr>
<tr>
<td>e</td>
<td>0.024</td>
<td>0.027</td>
<td>0.61</td>
</tr>
<tr>
<td>L</td>
<td>0.025</td>
<td>0.040</td>
<td>0.63</td>
</tr>
<tr>
<td>α</td>
<td>0°</td>
<td>8°</td>
<td>0°</td>
</tr>
</tbody>
</table>

Notes:
1. “D” and “E1” are reference datums and do not include mold flash or protrusions, but do include mold mismatch and are measured at the parting line, mold flash or protrusions shall not exceed 0.20 mm per side.
2. Dimension “b” does not include dambar protrusion/intrusion. Allowable dambar protrusion shall be 0.13 mm total in excess of “b” dimension at maximum material condition. Dambar intrusion shall not reduce dimension “b” by more than 0.07 mm at least material condition.
3. These dimensions apply to the flat section of the lead between 0.10 and 0.25 mm from lead tips.