VersaKit-30xx



User Guide

Rev 1.1

This user guide addresses the features, setup and operation of the VersaKit development system for the evaluation and programming of Ramtron's high performance, fully-integrated, FRAM-enhanced, 8051-based VRS51L3xxx microcontrollers.

### **Table of Contents**

1	VER	RSAKIT-30XX DEVELOPMENT SYSTEM OVERVIEW	2
	1.1	THE VERSAKIT-30XX SHIPS COMPLETE WITH:	2
	1.2	SUPPORTED DEVICES	3
2	OVE	ERVIEW OF THE VERSAKIT-30XX DEVELOPMENT BOARD	4
	2.1	POWER SUPPLY REQUIREMENTS	5
	2.2	JP1 – VRS51L3074 SUPPLY CONFIGURATION	5
	2.3	P1, P2 - RS-232 DB9 CONNECTORS FOR SERIAL PORTS	6
	2.4	VRS51L3074 Peripheral and I/O Access and Development Board Prototyping Area	7
	2.4.	1 Probe headers for peripheral and I/O access around the VRS51L3074 QFP-64	8
	2.4.2	2 Header Footprints for VRS51L3074 QFP-64 Peripherals and I/O access	8
	2.4	3 Probe headers for peripherals and I/O access around the VRS51L3174 QFP-44	8
	2.4.4	4 Header Footprints for VRS51L3174 QFP-44 Peripheral and I/O Access	9
	2.5	TACT SWITCHES	.10
	2.6	User LEDs	.10
	2.7	CHARACTER LCD MODULE HEADER FOOTPRINT	.10
	2.8	ONBOARD FM24C64 I2C FRAM, FM25CL64 SPI FRAM AND FM31256 MCU COMPANION	.11
3	DEV	VELOPMENT KIT SETUP FOR VRS51L3074 EVALUATION	.12
	3.1	VersaKit-30xx Hardware Setup	.12
	3.1.	1 Hardware Setup and Jumper Configuration for VRS51L3074 Evaluation	.12
	3.2	VERSA WARE JTAG SOFTWARE OVERVIEW	.13
	3.2.	1 Installing the Versa Ware JTAG Software	.13
	3.2.2	2 Running the Versa Ware JTAG Programmer	.14
	3.2	3 Running the Versa Ware JTAG Debugger	.15
4	VER	RSAKIT-30XX DEVELOPMENT BOARD SCHEMATICS	.17
	4.1	VRS51L3074	.17
	4.2	VRS51L3074 Peripheral Access	.18
	4.3	RS-323 INTERFACE AND RESET	.19
	4.4	Accessories	.20
	4.5	POWER SUPPLY	.21

http://www.ramtron.com

Colorado, USA, 80921 1-800-545-FRAM, 1-719-481-7000

<sup>1850</sup> Ramtron Drive Colorado Springs + MCU customer service: 1-800-943-4625, 1-514-871-2447 x 208

# 1 VersaKit-30xx Development System Overview

The VersaKit-30xx development kit is a plug-and-play evaluation system for the VRS51L3xxx series of high performance, fully-integrated, FRAM-enhanced 8051 microcontrollers. The VersaKit-30xx provides a complete and comprehensive programming and development platform, with ample prototyping space and easy access to chip peripherals and I/Os.

The VersaKit-30xx development system features:

- VRS51L3074 in QFP-64 package soldered onboard (contact Ramtron for details on the VRS51L3174 in QFP-44 package)
- FM31xx MCU companion, FM25xx SPI FRAM and FM24xx I<sup>2</sup>C FRAM devices installed
- 5x2 header to connect Versa-JTAG programming/debugging interface
- 2 DB9 serial port female connectors and 1 onboard RS-232 transceiver with configuration jumper
- Tact switches for manual reset and external interrupt of the processor
- Four sets of 16 probing points around VRS51L3074 device
- 22x2 header alongside prototyping area to access QFP-44 device pins (header pin number corresponds to device pin number)
- 32x2 header alongside prototyping area to access QFP-64 device pins (header pin number corresponds to the device pin number)
- Prototyping space
- Character LCD interface header footprint
- External crystal footprint
- 8 uncommitted user LEDs
- Onboard 3.3V regulator with power-on LED
- Optional regulator footprint

## 1.1 The VersaKit-30xx ships complete with:

- o Development board that supports the VRS51L3074
- Versa-JTAG programming/debugging interface
- o DB25 Parallel Cable
- o Power supply



Figure 1: VersaKit-30xx complete kit



## **1.2 Supported Devices**

The VersaKit-30xx ships with a VRS51L3074-40-Q soldered onto the development board.

### VRS51L3174 Evaluation

Note that the VersaKit-30xx can also be used for evaluation of the VRS51L3174 (44-pin version of the VRS51L3074), since its peripherals are a subset of the VRS51L3074. A dedicated development board will be available for the 44-pin VRS51L3174 (part number VersaKit-31xx) in the future that is based on the VersaKit-30xx (there is a 44-pin QFP footprint underneath the installed VRS51L3074 on the VersaKit-30xx that will be used for this purpose). The user should consult the Ramtron website for availability of the VersaKit-31xx development board. In the short term, code can be developed on the VRS51L3074 and easily ported to the VRS51L3174.

Note, therefore, that for the sake of completeness, this User Guide will include a discussion of headers, etc., that are associated with the VersaKit-31xx development board.

# 2 Overview of the VersaKit-30xx Development Board

The figure below offers a detailed look at the VersaKit-30xx development board and its principal features, which will be addressed in this document.



Figure 2: VersaKit-30xx Development Board

## 2.1 Power Supply Requirements

The VersaKit-30xx development board has the following power supply input requirements:

Voltage	6VDC to 9V
Current	200mA+
Plug Type	2.1mm Female Plug (Center positive)

The kit includes a wall-mount DC power supply adapter that complies with the above requirements. It should be plugged into Connector PJ1 (PWR).

**Warning:** Many commercially-available wall-mount DC power adapters exceed their output voltage rating when in low load condition. If you do not plan to use the power supply provided, please verify that the specifications on the one you choose meets the requirements above before using it with the development board.

Ensure that the input voltage supplied to the devboard PWR-IN input is always below 12 volts.

### 2.2 JP1 – VRS51L3074 Supply Configuration

The development board includes a 3.3V linear regulator to power the VRS51L3074 and the RS-232 transceiver. This regulator can survive polarity reversal conditions and includes a thermal shutdown feature.

To facilitate the use of the development board as a prototyping platform, we provide access to the 3.3V regulator output, as well as ground access via two 4x2 header footprints located on each side of the prototyping area. The development board also features the footprint of an auxiliary LM2937 regulator, which is powered by the DC power input and whose output is accessible on the H6 4x2 header footprint.

Heat dissipation of the regulators is done through the development board PCB. As such, the area around the regulators on the PCB may become hot when the regulators are operating. To avoid this, limit the load on the regulators to about 100mA.

Please refer to the development board schematics at the end of this document for more details about regulator configuration.

2.3

## P1, P2 - RS-232 DB9 Connectors for Serial Ports

The development board includes a 2-channel RS-232 transceiver and two DB9 connectors to access the VRS51L3074's UARTs.

- P1 Provides access to VRS51L3074 UART 0
- P2 Provides access to VRS51L3074 UART 1

A set of four jumpers enables the P1 and P2 connectors to be assigned to the UARTs. A set of four headers (**JP2, JP3**, **JP4**, **JP5**) located directly below the P1 DB9 Connector configures the connection between the VRS51L3074, RS-232 transceiver and DB9 connectors P1 and P2. Several configurations are possible with different header settings, but the two configurations below are the most typical:



Figure 3: Typical configurations for headers and serial ports

2.4

### VRS51L3074 Peripheral and I/O Access and Development Board Prototyping Area

The development board includes a set of probe points that surround the VRS51L3074. These probe points provide a direct connection to the device pins for signal probing.



Figure 4: Probing points around the VRS51L3074-40-Q

Access to the device I/Os is also possible through two header footprints organized as follows:

The H17 header footprint provides access to the VRS51L3074 pins. Pin assignment on the H17 Header directly corresponds to the VRS51L3074 pin-out.

If the VRS51L3174 is installed on the PCB, Header H16 provides a direct connection to the 44-pin device and the H16 Header pin assignment directly corresponds to the device pin-out.



Figure 5: Prototyping area and access to VRS51L3074 I/O and peripherals pins

### 2.4.1 Probe headers for peripheral and I/O access around the VRS51L3074 QFP-64

The following figure shows the pin connections of the header footprints located around VRS51L3074-40-Q on the development board:



Figure 6: Probing vias around the VRS51L3074

#### 2.4.2 Header Footprints for VRS51L3074 QFP-64 Peripherals and I/O access

To access the VRS51L3074 I/Os and peripherals, the development board provides a 64-pin header footprint near the prototyping area. This header footprint provides access to all the pins on the chip. The diagram below shows the header footprint pin-out.

H17 – VRS51L3074 QFP-64 Peripheral and I/O Access																														
6 100 - 2013 2014 - 2013		P4.5 - T00UT	P5.1 - PWM1*	P5.3 - PWM3*	P3.1 - TXD0	P3.3-INT1-PC1.0	P3.5-T1-SDA-T1IN	P3./-RU P5.4 – PWM4*	P5.6 – PWM6*	XTAL1-P4.6	GND	P2.0-PWM0-AD8	P2.2-PWM2-AD10	P2.4-PWM4-RXD0*-AD12	P2.6-PWM6-AD14	P4.1-TME	P4.2-TDO	T1EX-TXD1*	P6.7-A7	P6.5-A5	P0.6-AD6	P0.4-AD4	P0.2-AD2	P0.0-AD0	P6.3-A3	P6.1-A1	VDD	P1.0 - CS0-T2IN	P1.2-CS2-RXD1-PC1.1-T2OUT	P1.4 – SS-T10UT*
			0 8 7 0	0 10 9 0	0 12 11 0	O 14 13 O	O ( 16 15 O (			O 24 23 O	O 26 25 O	O 28 27 O	O 30 29 O	O 32 31 O	O 34 33 O	O 36 35 O	O 38 37 O	0 40 39	O 42 41 O	O 44 43 O	0 46 45	0 48 47	0 50 49	0 52 51	O 54 53	O 56 55	0 58 57 0	0 60 59 0	O 62 61	0 64 63 0
	P1.7 - SDI - SDA*	P3.0 - RXD0 - PC0.1	P5.0 – PWM0*	P5.2 – PWM2*	GND	P3.2 - INT0 - PC0.0	P3.4-SCL-T0IN -PC0.3	73.6-WK	P5.5 – PWM5*	P5.7 – PWM7*	XTAL2-P4.7	P4.0-T10UT	P2.1-PWM1-AD9	P2.3-PWM3-TXD0*-AD11	P2.5-PWM5-AD13	P2.7-PWM7-AD15	CM0-ALE	P4.3-TDI	RXD1-T0EX-PC1.2	P6.6-A6	P0.7 - AD7	P0.5 - AD5	P0.3 - AD3	P0.1 - AD1	P6.4-A4	P6.2-A2	P6.0-A0	P4.4	P1.1-CS1-T2EX	P1.3 - CS3 - TXD1

Figure 7: Pin description of H17 I/O and peripheral access

#### 2.4.3 Probe headers for peripherals and I/O access around the VRS51L3174 QFP-44

The following figure shows the pin connections of the header footprints located around VRS51L3174 QFP-44 on the development board:





Figure 8: Probing vias around the VRS51L3174

### 2.4.4 Header Footprints for VRS51L3174 QFP-44 Peripheral and I/O Access

To access the VRS51L3174 QFP-44 I/Os and peripherals, the development board provides a 44-pin header footprint near the prototyping area. This header footprint provides access to all the pins on the chip. The diagram below describes the header footprint pin-outs.



Figure 9: Pin description of H21 access to VRS51L3174 QFP-44 peripherals

## Ground Points on the Development Board

The VersaKit-30xx development board provides a ground access point (S1) located above the H18 header on the right side of the PCB. This point can be used to connect measurement instruments to ground.

### 2.5 Tact Switches

The development board includes two tact switches:

 SW1 – VRS51L3074 Reset Switch. This switch allows a manual reset of the VRS51L3074 device. The VRS51L3074 reset is active low.

**Note:** During programming or in-circuit debugging of the VRS51L3074, do not press SW1. Doing so could result in loss of synchronization between the Versa Ware JTAG software and VRS51L3074 debugger.

 $\circ$  **SW2** – VRS51L3074 Interrupt Switch. This switch allows users to manually send a low pulse to the device's INT0 pin. A connection can be established from the SW2 to the VRS51L3074 INT1 pin by installing a 0Ω resistor at position R28 and removing the 0Ω resistor from R27.

### 2.6 User LEDs

The development board includes a set of eight uncommitted, 3mm, green user LEDs. The anode of each LED is connected to the board's VCCMCU supply line through a 680R current limiting resistor, while the cathode of each LED is connected to the user LED's H13 header footprint.

## 2.7 <u>Character LCD module header footprint</u>

The development board features a header footprint (LCD1) for easy installation of a character LCD module. When installed, the character LCD module header footprint and the VRS51L3074 are configured as follows:

LCD	Connected to
LCD Data [7:4]	P0 [7:4]
LCD Data [3:0]	Not connected
LCD E	P0.2
LCD RW	P0.1
LCD RS	P0.0
LCD VEE	Accessible through H9

Most character LCD modules require a 5V supply. The LCD supply is accessed through H14. If the LCD module operates from 3.3V, a  $0\Omega$  resistor can be installed at position R31 to connect the LCD module supply and the devboard supply.

The LCD drive pin (VEE) is accessible through H9. The LCD driving voltage that must be applied on the VEE pin of the LCD module depends on the LCD type and varies among different manufacturers. Please consult the specific LCD manufacturer's module datasheet to establish the proper voltage to apply to the LCD VEE line. For your convenience, we have included an unpopulated 0805 resistor footprint between the H9 and the LCD VEE pin as well as a 0805 capacitor footprint between the LCD VEE pin as well as a 0805 capacitor footprint between the LCD VEE pin and the development board ground.

The LCD module backlight pins are accessible via the H15 2x1 header footprint

ZAMTRL

### 2.8 Onboard FM24C64 I2C FRAM, FM25CL64 SPI FRAM and FM31256 MCU Companion

A 64KB I<sup>2</sup>C 5V FRAM device (FM24CL64) is included with the development board at position U8. The SCL and SDA lines of FM24C64 are connected to the H12 2x1 header footprint.

The development board also features a FM31256 processor companion at position U8 featuring 256KB of FRAM memory, a real-time clock, a watchdog timer, an event counter and power fail monitoring circuitry. A 32 kHz crystal required for driving the FM31256's RTC is also included on the PCB.

Two  $2K\Omega$  pull-up resistors, R15 and R16, are connected between the 3.3V supply and the SDA and SCL lines, respectively. Two header footprints are provided for accessing the FM3164 I/Os. The FM3164's I<sup>2</sup>C communications interface is connected to H12.

Finally, an FM25CL64 SPI-based FRAM is also installed on the devboard at position U5. The device communication interface I/Os are accessible through the H7 header footprint.

# 3 Development Kit Setup for VRS51L3074 Evaluation

## 3.1 VersaKit-30xx Hardware Setup

The VRS51L3074 includes a Versa-JTAG programming/debugging interface port, accessed via the 5x2 header at position H2 (JTAG). To evaluate the VRS51L3074, the VersaKit-30xx includes a parallel port based JTAG device that interfaces with Ramtron's Versa Ware JTAG Windows®-based programming/debugging software.



Figure 10: Versa-JTAG interface for programming and debugging the VRS51L3074

### 3.1.1 Hardware Setup and Jumper Configuration for VRS51L3074 Evaluation

To program the VRS51L3074, connect the JTAG interface to the H2 (note that in the Versakit 20XX user guide, it's H6). Connector and connect the parallel cable to the PC's parallel port. Then connect the power adapter to the development system power connector located at PJ1. PWR (L1) will turn ON.



Figure 11: Connecting the Versa-JTAG programming interface and the development board supply

## 3.2 Versa Ware JTAG Software Overview

Versa Ware JTAG is a Windows®-based software tool that provides a user-friendly development platform for all Ramtron microcontrollers featuring a JTAG interface (the VRS51L3xxx and future derivatives).

The Versa Ware JTAG Software is composed of two parts:

#### • Versa Ware JTAG Programmer

The Versa Ware JTAG Programmer is used to perform operations such as erase, program, read, etc., on the target device's Flash memory.

#### • Versa Ware JTAG Debugger

The Versa Ware JTAG Debugger is a user interface that links the in-circuit debugger and the source code. All Ramtron MCUs with a JTAG interface include an integrated debugger that enables in-application debugging of the device via its JTAG interface.

#### 3.2.1 Installing the Versa Ware JTAG Software

The Versa Ware JTAG software can be downloaded from the Ramtron web site at <u>www.ramtron.com</u>. After downloading, the software can be launched double-clicking the following icon:



This will launch the Versa Ware JTAG setup program (see below):



Figure 12: Versa Ware JTAG setup screen

Follow the instructions to complete the Versa Ware JTAG installation.

## 3.2.2 Running the Versa Ware JTAG Programmer

Once the software is installed, it can be run directly from the setup program, or by clicking on the Versa Ware JTAG shortcut created during the installation process.



Upon startup, the software will attempt connecting to the Versa-JTAG interface.

🗷 Versa Ware JTAG - Your_Application.ihx								
<u>File Flash D</u> evice <u>V</u> iew <u>W</u> indow <u>H</u> elp								
≒ 🚅 🗣 🖉 🐚 🖊 🚖	🎞 🕨 🛞 🖬 🛈							
<b>Xour_Application</b> General Toolbar								
_ File								
Name: Your_Application.ihx	File Information Window							
Size: 6973 Bytes								
CRC: A87E8796	Info							
File passes integrity check.	Erase Prog							
Status Bar								
VRS51L2070-40-Q waiting for instruction	CLK MAX   DBG   VER							

Figure 13: Versa Ware JTAG setup screen

Most of the functions provided by the Versa Ware JTAG software are accessible through the action toolbar.

To download a HEX file into the VRS51L3074:

- 1. Make sure that the Versa-JTAG interface is properly connected to the H2 header and the power supply is connected to the development board.
- 2. Click on the Synchronize button. The status bar should show: "VRS51L3074-40-Q waiting for instruction".
- 3. Click on Open to select the HEX file to be programmed into the VRS51L3074.
- 4. Click on Erase then Program <sup>∠</sup> to erase and program the Flash. By default, after this process is complete, the program will start.

The Synchronize button can be used to halt execution of the VRS51L3074 program and put the device into program mode. The Run button restarts program execution.

Via the Options button, the user can configure the programming options, set the Flash security options, and activate the in-circuit debugger.

### 3.2.3 Running the Versa Ware JTAG Debugger

Once the program is loaded into the VRS51L3074 Flash memory and the debugger is enabled, activate the debugger by clicking on the Debugger button.

The following window shows the in-circuit debugger in action when the source code IRAM, SFR page 0, and watch list windows are open and the program is halted at a breakpoint.

🔁 Versa Ware JTAG - Watch						
Action Edit View Breakpoint Watch Window Help						
▲ = ▶ ⋈ 🕫 🗊 🤚 Q, Q, Q, Q, Q, Q, Q, ¬ 🖓 🧶 🕻 🙆 🗄 🖷 🖽 🖽	<b>a</b>					
BPO: unsigned int dacdata BP1: Program 0x00E0 BP2: DP5 BP3 not set						
🗷 Your_Application.ihx	RAM				ļ	×
C [213] PWMCFG = 0x17; //Point to MSB MID	Name	Address	Bin	Dec	Hex	ASCII 🔥
a 00DD mov PWMCFG,#0x17		0x2D	0000 0000	0	0x00	0
□ C [214] PWMDATA = 0xA2; //		0x2E	0000 0000	0	0x00	0
00E0 mov PUMDATA,#0xA2		0x2E	0000 0000	0	0x00	1
C [215]	char fircoafh[]	0v30	0000.0010	2	0,02	
C [216] PWMCFG = 0x07; //Point to LSB MID		0.00	0000 0100	4	0.04	
	+>	0,00	0000 0100	4	0,04	
□ C [217] PWMDATA = 0xC2;	+>	UX32	0000 1000	8	8080	
a 00E6 mov _PWMDATA,#0xC2	+>	Ux33	0000 1101	13	UxUD	
C [218]	+>	I 0x34 I	0001 0010	18	0x121	n   🖭
C [219]	R SFR Page 0					_ 🗆 🛛
[220] //Configure and Enable PMM as timer Interrupt to monitor PMM5 o	Name	Address	Bin	Dec	Hex	ASCII 🔥
□ >> [221] INTSRC2 &= 0xDF; //PWM7:4 Timer module Interrupt	PO	0x80	1111 1111	-1	0xFF	ij 🔳
UUE9 ani _INTSRC2,#UXDF	SP	0x81	0000 0111	7	0x07	0
<u>۲. ۲</u>	DPLO	0x82	0000 0000	0	0x00	0
R Your Application c	DPH0	0x83	0000 0000	0	0x00	0
	DPL1	0x84	0000 0000	0	0x00	0
	DPH1	0v85	0000 0000		0,00	
PUNCLERUFG = UXIU; //PUN limer / Prescaler = Sys ()	DDC	0.00	0000 0000	0	0.00	
// configure for as finer (office monitored by incertapt)	DEDN	0,07	0110.0000	0	0.00	<u> </u>
// PWM Timer 7 counts from 0000 to A2C2h	PLIN	1 19871		1 361	LIXELU I	
PWMCFG = 0x17; //Point to MSB MID	🗷 Watch					
PUMDATA = OxA2; //	Name	13	Memory	Addr	ess	Value 🔥
	+>		IRAM	0>	<68	
PUMCFG = UXU/; //Point to LSB MID	+>		IRAM	0>	ĸ69	0
FUNDAIX - UNU2,	+>		IBAM IDAM	0;	(6A .CP	÷ .
	+>		IBAM	02	(6C	
//Configure and Enable PWM as timer Interrupt to monitor PWM5 or	+>		IRAM	0x	:6D	0
INTSRC2 ε= OxDF; //PWM7:4 Timer module Interrupt	+>		IBAM IDAM	0:	GE	;
IPINSENS1 = 0xDF; // sensitive on high Level(0)	unsigned int da	edata	IBAM	0) Ds	k0P k70	0 🚍
IPININV1 = 0xDF; //Set INTO Pin sensitivity on Normal Level(0)	+>		IRAM	0)	k71	ō 🗸
Breakpoint 2 has been reached	Reasonance and the second s		1	0×00E9		

Figure 144: Versa Ware JTAG debugger window

The following table summarizes the Versa Ware JTAG Debugger commands. Please consult the Versa Ware JTAG Software User Guide for a detailed description of software features.

Command	Toolbar	Toolbar button	Menu	Keyboard Shortcut
Run	Debugger		Action	F7
Step	Debugger		Action	F6
Halt	Debugger		Action	Ctrl + Backspace
Restart	Debugger	9	Action	
Jump	Debugger	6	Action	
Stop Debugging	Debugger		Action	
Сору			Edit	Ctrl + C
Find			Edit	Ctrl + F
Find next			Edit	F3
Go to			Edit	
Refresh	Debugger		View	Ctrl + R
View SFR	Debugger	<b>Q</b>	View	Ctrl + Shift/Alt + S
View IRAM	Debugger	Q	View	Ctrl + Shift/Alt + I
View XRAM	Debugger	<b>X</b>	View	Ctrl + Shift/Alt + X
View Program Trace	Debugger	Q	View	Ctrl + Shift + T
View Watch	Debugger		View	Ctrl + Shift + W
View C files	View	C	View	
View Assembler files	View	8	View	
View Address Tree	View	L.	View	Ctrl + Shift + S
View Toolbars			View	
View Options			View	Ctrl + Shift + V
Toggle Breakpoint 0			Breakpoint	Ctrl + B
Toggle Breakpoint 1 - 5			Breakpoint	Ctrl + F1 to Ctrl + F5
Breakpoint Settings	Debugger		Breakpoint	Ctrl + Shift + B
Add Watch	Debugger	<b>4</b>	Watch	
Edit Watch	Debugger	<b>\$</b>	Watch	
Force Watch	Debugger	<b>24</b>	Watch	
Remove Watch	Debugger		Watch	
Break on Value	Debugger	- 🙆	Watch	
Disable Value Breakpoint			Watch	
Cascade	View		Window	
Tile	View		Window	
60:40 Horizontal	View		Window	
75:25 Vertical	View		Window	
About			Help	
Erase then Program	Program	3	Flash	F5
Erase Page	Program	<b>*</b>	Flash	
Read Flash	Program		Flash	

Table 1: Debugger command set



# 4 VersaKit-30xx Development Board Schematics

## 4.1 VRS51L3074



## 4.2 VRS51L3074 Peripheral Access



## 4.3 RS-323 Interface and Reset



RAMTRON

# 4.4 Accessories





## 4.5 **Power Supply**



#### Disclaimers

Right to make change - Ramtron reserves the right to make changes to its products - including circuitry, software and services - without notice at any time. Customers should obtain the most current and relevant information before placing orders.

Use in applications - Ramtron assumes no responsibility or liability for the use of any of its products, and conveys no license or title under any patent, copyright or mask work right to these products and makes no representations or warranties that these products are free from patent, copyright or mask work right infringement unless otherwise specified. Customers are responsible for product design and applications using Ramtron parts. Ramtron assumes no liability for applications assistance or customer product design.

**Life support** – Ramtron products are not designed for use in life support systems or devices. Ramtron customers using or selling Ramtron products for use in such applications do so at their own risk and agree to fully indemnify Ramtron for any damages resulting from such applications.

I<sup>2</sup>C is a trademark of Koninklijke Philips Electronics NV.