

**Challenges and Design Solutions to Upgrade Existing Systems for Higher Bandwidth (Part 2)** 



TREATIN

For The New





- SHSTERES ISS











ailent Technologies

1/11/17


## Agenda

Major design-in challenges
Why simulate?
Enabling design collaboration






## Design-in of Complex IC's is Tougher than Ever








### **Increasing Bandwidth/pin Efficiency**





Source: Intel PCI Express Overview Pins include all signals + VCC/GND





## Simulation is Critical for High-Speed Design






## But setting up for simulation can be time consuming...



- COL

## Design-in Kits Accelerate Design Start Time




#### Save weeks or months off your design cycle






## **Design Kit Contents**



#### Simulation Setup






Correlation Data



Tutorials Utilities Web page



#### **Schematics**



**PCB** Layout

#### Ready to simulate in minutes





## **High-speed PCB Systems Design**

Design-in Kit



CONSTRAIN & FLOORPLAN


CONSTRAINT DRIVEN LAYOUT

VERIFICATION







## **High-speed PCB Systems Design**



## High-speed PCB Systems Design



#### **High-speed PCB Systems Design** Example PCB, footprints, **Design-in Common constraints Kit** Sehip Logic Place Boute Analyze Manufacture Tools 401 Display 1 1 1 X X 11 12 VC VO 10 **EXPLORATION** Options Find Victory 0.01 Risspeich Shetch symbol/via **CONSTRAIN &** Rotation **FLOORPLAN** Type Incremental 50.D Lorde Port Sim Origin ٠ **CONSTRAINT** -1#1 ml **DRIVEN LAYOUT** B B C B S W Mary Brade Max Baks Dection Compart Sa Per Parts Signal Integrity ..... (ming 1000 Matherboard Velocity impisturice ..... 144 Havilla: Propagator VERIFICATION NULEHAPPILE 100 M Robins Personalis 185. 1 All Constants INC ASSAULTS. 100 MIL ER Count Integrity/Title THE REPORT 111 141 Signal Integrity Timeret VALUE AND ADDRESS OF 104 MI COLEMPSIL. **TO AREA** Distant and a lot of the lot of t H 165.0 cadence \* 7. correct & impactments & Miss Mary Propagation Balls # Apply Solar Rough care Marks in community of 1007



## **Design-in Kits Available Now**

|   | Products   |  |  |  |  |  |  |  |  |
|---|--|--|--|--|--|--|--|--|--|
|   | HOME PRODUCTS END MARKETS SUPPORT EDUCATION ONLINE STORE CONTACT SEARCH  |  |  |  |  |  |  |  |  |
|   | Silicon Solutions   Design Resources   System Resources   Literature   |  |  |  |  |  |  |  |  |
|   | <u>Home : Products and Solutions : ISE Logic Design Tools : Alliance EDA Partners :</u><br>RocketIO Design Kit with Cadence SPECCTRAQuest  |  |  |  |  |  |  |  |  |
|   | RocketIO Design Kit with Cadence SPECCTRAQuest   |  |  |  |  |  |  |  |  |
| What's New<br>Success Stories                       | Now that you are considering the use of Xilinx RocketIO technology in your next product, getting it to market as soon as possible is a primary goal.   |  |  |  |  |  |  |  |  |
|   | Properly analyzing and correcting potential high speed signal integrity problems   |  |  |  |  |  |  |  |  |
| Cadence<br>SPECCTRAQuest™                           | BEFORE you fabricate your PCB will greatly help to insure that you do not have<br>multiple board spins.  |  |  |  |  |  |  |  |  |
| RocketlO Design Kit with<br>Cadence SPECCTRAQuest   | The RocketIO Design Kit for SPECCTRAQuest, an electronic blueprint for simulating<br>and implementing Virtex-II Pro <sup>™</sup> Rocket IO transceivers in a system, allows you to<br>develop optimal constraints for your PCB systems. These constraints then drive PCB<br>floorplanning, routing, and verification process.<br>The RocketIO Design Kit for SPECCTRAQuest includes the following:   |  |  |  |  |  |  |  |  |
|   | <ul> <li>Ready-to-simulate system level topologies for typical use of the device on the board/system;</li> <li>Verified IO buffer models;</li> <li>Large Package Model;</li> <li>Test bench data, Correlation data;</li> <li>Connector models for backplane applications;</li> <li>Device specific scripts/tools to evaluate simulation results;</li> <li>A video that describes how to get started with the design kit in the end users environment.</li> </ul> |  |  |  |  |  |  |  |  |
| http://www.xilinx.com/ise/alliance/rocketio_kit.htm |  |  |  |  |  |  |  |  |  |
|   |  |  |  |  |  |  |  |  |  |



## Summary

- Interconnect complexity and increasing speed
- Signal integrity is a mainstream design problem
- Simulation is the only way to first time design success
- Design-in kits get you designing product faster
  What are your IC suppliers doing to enable your product design?



## References

- SPECCTRAQuest high-speed design community
  - http://www.specctraquest.com
- Cadence Design Chain Optimization Initiative
  - http://www.cadence.com/feature/design\_chain.html
- Articles & papers
  - http://www.specctraquest.com/Contribute/Solutions.asp
  - http://www.specctraquest.com/downloads/xc\_speckit42.pdf
  - http://www.xilinx.com/publications/xcellonline/xcell\_45/xc\_cadence45.htm
- Webinars & movies
  - http://www.cadencepcb.com/promotions/designchain/jump.asp
  - http://www.specctraquest.com/Optimize/DesignKits.asp
  - http://www3.vcall.com/digitallava/cadence\_alex\_rm/audio\_rm/main.htm





## Thank You!

IBM

cadence

XILINX"

**Agilent Technologies** 

Altrum

mable

The full for the New Era P

Celóxica

The MathWorks

W SUSTERIS US

TEXAS INSTRUMENTS

SYNOPSYS

NALLATECH

WIND RIVER

CMP

# Cadence across silicon-package-board

| Market Leader<br>2001 Total Revenue: \$1.43B<br>2001 Product Revenue: \$830M |        |             |                      |      | IEEE Corporate<br>Innovation Award<br>Recipient for 2002 |                  |             |
|--|--------|-------------|----------------------|------|--|------------------|-------------|
| Global Business  |        |             |                      |      | Rank   | Company          | Rev. # Mil. |
| North America  | 59%    | America's I | Largest Corporations |      | 1  | Microsoft        | 25,296      |
| Europe   | 21%    | FOF         | RTUNE                |      | 2  | Oracle           | 10,860      |
| Japan/Asia   | 20%    | ALL C       |                      |      | 3  | Computer Assoc.  | 4,198       |
|  | 2070   | 2002        | HUNDRED              |      | 4  | Peoplesoft       | 2,073       |
| >58 offices worldwide  |        | 2002        | HUNDRED              |      | 5  | Siebel Systems   | 2,048       |
|  |        |             |                      |      | 6  | Compuware        | 2,010       |
| Unmatched Resource   |        |             |                      | 7    | BMC Software   | 1,504            |             |
| Total Employees:   | 5,600  |             |                      |      | 8  | Veritas Software | 1,492       |
| Engineers:   | >3,600 |             |                      |      | 9  | Cadence Design   | 1,430       |
|  | >3,000 |             |                      | **•• | 10   | Electronic Arts  | 1,322       |

~\$300M





2001 R&D investment: