(EDIF stopwtch (EDIFVersion 2 0 0) (EDIFLevel 0) (keywordMap (keywordLevel 0)) (status(Written (TimeStamp 1998 3 19 9 29 16) (Author "Metamor") (Program "Metamor" (version "3.0.5")) (Comment "Copyright (c) 1992-97 Metamor, Inc."))) (library Xilinx (EDIFLevel 0) (technology (numberdefinition)) (cell NAND2 (celltype GENERIC) (view view_1 (viewType NETLIST) (interface (port O (direction OUTPUT)) (port I0 (direction INPUT)) (port I1 (direction INPUT))))) (cell AND3B1 (celltype GENERIC) (view view_1 (viewType NETLIST) (interface (port O (direction OUTPUT)) (port I0 (direction INPUT)) (port I1 (direction INPUT)) (port I2 (direction INPUT))))) (cell AND3B2 (celltype GENERIC) (view view_1 (viewType NETLIST) (interface (port O (direction OUTPUT)) (port I0 (direction INPUT)) (port I1 (direction INPUT)) (port I2 (direction INPUT))))) (cell XOR2 (celltype GENERIC) (view view_1 (viewType NETLIST) (interface (port O (direction OUTPUT)) (port I0 (direction INPUT)) (port I1 (direction INPUT))))) (cell AND3B3 (celltype GENERIC) (view view_1 (viewType NETLIST) (interface (port O (direction OUTPUT)) (port I0 (direction INPUT)) (port I1 (direction INPUT)) (port I2 (direction INPUT))))) (cell AND2 (celltype GENERIC) (view view_1 (viewType NETLIST) (interface (port O (direction OUTPUT)) (port I0 (direction INPUT)) (port I1 (direction INPUT))))) (cell OR2 (celltype GENERIC) (view view_1 (viewType NETLIST) (interface (port O (direction OUTPUT)) (port I0 (direction INPUT)) (port I1 (direction INPUT))))) (cell FDCE (celltype GENERIC) (view view_1 (viewType NETLIST) (interface (port Q (direction OUTPUT)) (port D (direction INPUT)) (port C (direction INPUT)) (port CE (direction INPUT)) (port CLR (direction INPUT))))) (cell VCC (celltype GENERIC) (view view_1 (viewType NETLIST) (interface (port VCC (direction OUTPUT))))) (cell AND2B1 (celltype GENERIC) (view view_1 (viewType NETLIST) (interface (port O (direction OUTPUT)) (port I0 (direction INPUT)) (port I1 (direction INPUT))))) (cell stopwtch (celltype GENERIC) (view view_1 (viewType NETLIST) (interface (port CLK (direction INPUT)) (port reset (direction INPUT)) (port strtstop (direction INPUT)) (port clkout (direction OUTPUT)) (port rst (direction OUTPUT)) (property optimize (string "balance"))) (contents (instance clkout (viewref view_1 (cellRef AND2B1))) (instance rst (viewref view_1 (cellRef OR2))) (instance stopwtch_2_in (viewref view_1 (cellRef OR2))) (instance stopwtch_1_in (viewref view_1 (cellRef AND2B1))) (instance stopwtch_0_in (viewref view_1 (cellRef OR2))) (instance n0l (viewref view_1 (cellRef AND3B3))) (instance n0m (viewref view_1 (cellRef NAND2))) (instance n0n (viewref view_1 (cellRef OR2))) (instance n0o (viewref view_1 (cellRef AND2B1))) (instance n0p (viewref view_1 (cellRef VCC))) (instance n0q (viewref view_1 (cellRef XOR2))) (instance n0r (viewref view_1 (cellRef NAND2))) (instance n0s (viewref view_1 (cellRef AND2B1))) (instance n0t (viewref view_1 (cellRef AND3B1))) (instance n0u (viewref view_1 (cellRef AND2B1))) (instance n0v (viewref view_1 (cellRef AND3B3))) (instance n0w (viewref view_1 (cellRef AND2))) (instance n0x (viewref view_1 (cellRef AND3B2))) (instance (rename stopwtch_2 "stopwtch<2>") (viewref view_1 (cellRef FDCE)) (property HDL_SOURCE (string "stopwtch.VHD : 52"))) (instance (rename stopwtch_1 "stopwtch<1>") (viewref view_1 (cellRef FDCE)) (property HDL_SOURCE (string "stopwtch.VHD : 52"))) (instance (rename stopwtch_0 "stopwtch<0>") (viewref view_1 (cellRef FDCE)) (property HDL_SOURCE (string "stopwtch.VHD : 52"))) (net CLK (joined (portRef CLK) (portRef C (instanceRef stopwtch_2)) (portRef C (instanceRef stopwtch_1)) (portRef C (instanceRef stopwtch_0)))) (net reset (joined (portRef reset) (portRef CLR (instanceRef stopwtch_2)) (portRef CLR (instanceRef stopwtch_1)) (portRef CLR (instanceRef stopwtch_0)))) (net strtstop (joined (portRef strtstop) (portRef I1 (instanceRef n0m)) (portRef I0 (instanceRef n0l)) (portRef I1 (instanceRef stopwtch_1_in)) (portRef I0 (instanceRef n0s)))) (net clkout (joined (portRef O (instanceRef clkout)) (portRef clkout) (portRef I0 (instanceRef n0x)) (portRef I1 (instanceRef n0l)) (portRef I1 (instanceRef n0u)))) (net rst (joined (portRef O (instanceRef rst)) (portRef rst) (portRef I0 (instanceRef stopwtch_1_in)))) (net stopwtch_2_in (joined (portRef O (instanceRef stopwtch_2_in)) (portRef D (instanceRef stopwtch_2)))) (net stopwtch_2 (joined (portRef Q (instanceRef stopwtch_2)) (portRef I0 (instanceRef clkout)) (portRef I1 (instanceRef n0x)) (portRef I0 (instanceRef n0v)) (portRef I0 (instanceRef n0w)) (portRef I1 (instanceRef n0t)) (portRef I0 (instanceRef n0o)))) (net stopwtch_1_in (joined (portRef O (instanceRef stopwtch_1_in)) (portRef D (instanceRef stopwtch_1)))) (net stopwtch_1 (joined (portRef Q (instanceRef stopwtch_1)) (portRef I0 (instanceRef n0q)) (portRef I2 (instanceRef n0l)) (portRef I1 (instanceRef n0v)) (portRef I1 (instanceRef n0w)) (portRef I0 (instanceRef n0t)) (portRef I1 (instanceRef n0r)))) (net stopwtch_0_in (joined (portRef O (instanceRef stopwtch_0_in)) (portRef D (instanceRef stopwtch_0)))) (net stopwtch_0 (joined (portRef Q (instanceRef stopwtch_0)) (portRef I1 (instanceRef n0q)) (portRef I0 (instanceRef n0m)) (portRef I2 (instanceRef n0v)) (portRef I2 (instanceRef n0t)) (portRef I0 (instanceRef n0u)))) (net n0l (joined (portRef O (instanceRef n0l)) (portRef I1 (instanceRef stopwtch_2_in)))) (net n0m (joined (portRef O (instanceRef n0m)) (portRef I2 (instanceRef n0x)) (portRef I0 (instanceRef n0r)))) (net n0n (joined (portRef O (instanceRef n0n)) (portRef I1 (instanceRef n0s)))) (net n0o (joined (portRef O (instanceRef n0o)) (portRef I1 (instanceRef stopwtch_0_in)))) (net n0p (joined (portRef VCC (instanceRef n0p)) (portRef CE (instanceRef stopwtch_2)) (portRef CE (instanceRef stopwtch_1)) (portRef CE (instanceRef stopwtch_0)))) (net n0q (joined (portRef O (instanceRef n0q)) (portRef I1 (instanceRef clkout)))) (net n0r (joined (portRef O (instanceRef n0r)) (portRef I1 (instanceRef n0o)))) (net n0s (joined (portRef O (instanceRef n0s)) (portRef I0 (instanceRef stopwtch_0_in)))) (net n0t (joined (portRef O (instanceRef n0t)) (portRef I0 (instanceRef n0n)))) (net n0u (joined (portRef O (instanceRef n0u)) (portRef I1 (instanceRef n0n)))) (net n0v (joined (portRef O (instanceRef n0v)) (portRef I0 (instanceRef rst)))) (net n0w (joined (portRef O (instanceRef n0w)) (portRef I1 (instanceRef rst)))) (net n0x (joined (portRef O (instanceRef n0x)) (portRef I0 (instanceRef stopwtch_2_in)))))))) (design ROOT (cellRef stopwtch (libraryRef Xilinx)) (property PART (string "4003EPC84-3"))))