ÿÿ TIContainerxc9500smlÿÿ TITemplate Generic EDIFUSELIB_VERILOG_FILEFALSEGENERATE_PIN_FILEFALSERETAIN_HIERARCHYFALSE GTS_PORT_NAMEGTSTESTFIXTURE_TESTBENCH_FILEFALSE GSR_PORT_NAMEPRLDPOWERON_RESET_PORTFALSECORRELATE_SIMULATION_DATATRUESIMULATION_FORMATEDIFVENDORGenericSIMULATION_NETLIST_NAMEtime_simPOWERON_TRISTATE_PORTFALSEPIN_PROPS_TO_INSTANCESFALSEEXTERNAL_DELAYS_TO_BUFSFALSERETAIN_EDIF_HIERARCHYTRUE€Generic VerilogUSELIB_VERILOG_FILEFALSEGENERATE_PIN_FILEFALSERETAIN_HIERARCHYFALSE GTS_PORT_NAMEGTSTESTFIXTURE_TESTBENCH_FILEFALSE GSR_PORT_NAMEPRLDPOWERON_RESET_PORTFALSECORRELATE_SIMULATION_DATAFALSESIMULATION_FORMATVerilogVENDORGenericSIMULATION_NETLIST_NAMEtime_simPOWERON_TRISTATE_PORTFALSEPIN_PROPS_TO_INSTANCESFALSEEXTERNAL_DELAYS_TO_BUFSFALSERETAIN_EDIF_HIERARCHYTRUE€ Generic VHDLUSELIB_VERILOG_FILEFALSEGENERATE_PIN_FILEFALSERETAIN_HIERARCHYFALSE GTS_PORT_NAMEGTSTESTFIXTURE_TESTBENCH_FILEFALSE GSR_PORT_NAMEPRLDPOWERON_RESET_PORTFALSECORRELATE_SIMULATION_DATAFALSESIMULATION_FORMATVHDLVENDORGenericSIMULATION_NETLIST_NAMEtime_simPOWERON_TRISTATE_PORTFALSEPIN_PROPS_TO_INSTANCESFALSEEXTERNAL_DELAYS_TO_BUFSFALSERETAIN_EDIF_HIERARCHYTRUE€ ActiveVHDLUSELIB_VERILOG_FILEFALSEGENERATE_PIN_FILEFALSERETAIN_HIERARCHYFALSE GTS_PORT_NAMEGTSTESTFIXTURE_TESTBENCH_FILEFALSE GSR_PORT_NAMEPRLDPOWERON_RESET_PORTFALSECORRELATE_SIMULATION_DATAFALSESIMULATION_FORMATVHDLVENDORGenericSIMULATION_NETLIST_NAMEtime_simPOWERON_TRISTATE_PORTFALSEPIN_PROPS_TO_INSTANCESFALSEEXTERNAL_DELAYS_TO_BUFSFALSERETAIN_EDIF_HIERARCHYTRUE€Concept NC-VerilogUSELIB_VERILOG_FILETRUEGENERATE_PIN_FILETRUERETAIN_HIERARCHYFALSE GTS_PORT_NAMEGTSTESTFIXTURE_TESTBENCH_FILEFALSE GSR_PORT_NAMEPRLDPOWERON_RESET_PORTFALSECORRELATE_SIMULATION_DATAFALSESIMULATION_FORMATVerilogVENDORGenericSIMULATION_NETLIST_NAMEtime_simPOWERON_TRISTATE_PORTFALSEPIN_PROPS_TO_INSTANCESFALSEEXTERNAL_DELAYS_TO_BUFSFALSERETAIN_EDIF_HIERARCHYTRUE€Concept Verilog-XLUSELIB_VERILOG_FILETRUEGENERATE_PIN_FILETRUERETAIN_HIERARCHYFALSE GTS_PORT_NAMEGTSTESTFIXTURE_TESTBENCH_FILEFALSE GSR_PORT_NAMEPRLDPOWERON_RESET_PORTFALSECORRELATE_SIMULATION_DATAFALSESIMULATION_FORMATVerilogVENDORGenericSIMULATION_NETLIST_NAMEtime_simPOWERON_TRISTATE_PORTFALSEPIN_PROPS_TO_INSTANCESFALSEEXTERNAL_DELAYS_TO_BUFSFALSERETAIN_EDIF_HIERARCHYTRUE€Foundation EDIFUSELIB_VERILOG_FILEFALSEGENERATE_PIN_FILEFALSERETAIN_HIERARCHYFALSE GTS_PORT_NAMEGTSTESTFIXTURE_TESTBENCH_FILEFALSE GSR_PORT_NAMEPRLDPOWERON_RESET_PORTFALSECORRELATE_SIMULATION_DATATRUESIMULATION_FORMATEDIFVENDOR FoundationSIMULATION_NETLIST_NAMEtime_simPOWERON_TRISTATE_PORTFALSEPIN_PROPS_TO_INSTANCESFALSEEXTERNAL_DELAYS_TO_BUFSFALSERETAIN_EDIF_HIERARCHYTRUE€Modelsim VerilogUSELIB_VERILOG_FILEFALSEGENERATE_PIN_FILEFALSERETAIN_HIERARCHYFALSE GTS_PORT_NAMEGTSTESTFIXTURE_TESTBENCH_FILEFALSE GSR_PORT_NAMEPRLDPOWERON_RESET_PORTFALSECORRELATE_SIMULATION_DATAFALSESIMULATION_FORMATVerilogVENDORGenericSIMULATION_NETLIST_NAMEtime_simPOWERON_TRISTATE_PORTFALSEPIN_PROPS_TO_INSTANCESFALSEEXTERNAL_DELAYS_TO_BUFSFALSERETAIN_EDIF_HIERARCHYTRUE€ Modelsim VHDLUSELIB_VERILOG_FILEFALSEGENERATE_PIN_FILEFALSERETAIN_HIERARCHYFALSE GTS_PORT_NAMEGTSTESTFIXTURE_TESTBENCH_FILEFALSE GSR_PORT_NAMEPRLDPOWERON_RESET_PORTFALSECORRELATE_SIMULATION_DATAFALSESIMULATION_FORMATVHDLVENDORGenericSIMULATION_NETLIST_NAMEtime_simPOWERON_TRISTATE_PORTFALSEPIN_PROPS_TO_INSTANCESFALSEEXTERNAL_DELAYS_TO_BUFSFALSERETAIN_EDIF_HIERARCHYTRUE€ NC-VerilogUSELIB_VERILOG_FILETRUEGENERATE_PIN_FILEFALSERETAIN_HIERARCHYFALSE GTS_PORT_NAMEGTSTESTFIXTURE_TESTBENCH_FILEFALSE GSR_PORT_NAMEPRLDPOWERON_RESET_PORTFALSECORRELATE_SIMULATION_DATAFALSESIMULATION_FORMATVerilogVENDORGenericSIMULATION_NETLIST_NAMEtime_simPOWERON_TRISTATE_PORTFALSEPIN_PROPS_TO_INSTANCESFALSEEXTERNAL_DELAYS_TO_BUFSFALSERETAIN_EDIF_HIERARCHYTRUE€QuicksimUSELIB_VERILOG_FILEFALSEGENERATE_PIN_FILEFALSERETAIN_HIERARCHYFALSE GTS_PORT_NAMEGTSTESTFIXTURE_TESTBENCH_FILEFALSE GSR_PORT_NAMEPRLDPOWERON_RESET_PORTFALSECORRELATE_SIMULATION_DATATRUESIMULATION_FORMATEDIFVENDORMentorSIMULATION_NETLIST_NAMEtime_simPOWERON_TRISTATE_PORTFALSEPIN_PROPS_TO_INSTANCESFALSEEXTERNAL_DELAYS_TO_BUFSFALSERETAIN_EDIF_HIERARCHYTRUE€ Verilog-XLUSELIB_VERILOG_FILETRUEGENERATE_PIN_FILEFALSERETAIN_HIERARCHYFALSE GTS_PORT_NAMEGTSTESTFIXTURE_TESTBENCH_FILEFALSE GSR_PORT_NAMEPRLDPOWERON_RESET_PORTFALSECORRELATE_SIMULATION_DATAFALSESIMULATION_FORMATVerilogVENDORGenericSIMULATION_NETLIST_NAMEtime_simPOWERON_TRISTATE_PORTFALSEPIN_PROPS_TO_INSTANCESFALSEEXTERNAL_DELAYS_TO_BUFSFALSERETAIN_EDIF_HIERARCHYTRUE€ Viewsim EDIFUSELIB_VERILOG_FILEFALSEGENERATE_PIN_FILEFALSERETAIN_HIERARCHYFALSE GTS_PORT_NAMEGTSTESTFIXTURE_TESTBENCH_FILEFALSE GSR_PORT_NAMEPRLDPOWERON_RESET_PORTFALSECORRELATE_SIMULATION_DATATRUESIMULATION_FORMATEDIFVENDOR ViewLogicSIMULATION_NETLIST_NAMEtime_simPOWERON_TRISTATE_PORTFALSEPIN_PROPS_TO_INSTANCESFALSEEXTERNAL_DELAYS_TO_BUFSFALSERETAIN_EDIF_HIERARCHYTRUE€VSSUSELIB_VERILOG_FILEFALSEGENERATE_PIN_FILEFALSERETAIN_HIERARCHYFALSE GTS_PORT_NAMEGTSTESTFIXTURE_TESTBENCH_FILEFALSE GSR_PORT_NAMEPRLDPOWERON_RESET_PORTFALSECORRELATE_SIMULATION_DATAFALSESIMULATION_FORMATVHDLVENDORGenericSIMULATION_NETLIST_NAMEtime_simPOWERON_TRISTATE_PORTFALSEPIN_PROPS_TO_INSTANCESFALSEEXTERNAL_DELAYS_TO_BUFSFALSERETAIN_EDIF_HIERARCHYTRUE€DefaultUSELIB_VERILOG_FILEFALSEGENERATE_PIN_FILEFALSERETAIN_HIERARCHYFALSE GTS_PORT_NAMEGTSTESTFIXTURE_TESTBENCH_FILEFALSE GSR_PORT_NAMEPRLDPOWERON_RESET_PORTFALSESIMULATION_FORMATEDIFVENDORGenericSIMULATION_NETLIST_NAMEtime_simPOWERON_TRISTATE_PORTFALSEPIN_PROPS_TO_INSTANCESFALSEEXTERNAL_DELAYS_TO_BUFSFALSERETAIN_EDIF_HIERARCHYTRUE