XILINX® Datasheet

Device:

Release Level: Release Date:

Spartan™ Series

Preliminary Product Specification May 31, 1998 (Version 1.1)



The Spartan Series Datasheet

Xilinx Home Page (WWW): Application Service Centers North America Hotline: Fax: Email:	http://www.xilinx.com/ ("Answers" Database, File Download) 1-408-879-5199 (USA, Xilinx headquarters) 1-800-255-7778 (North America) 1-408-879-4442 hotline@xilinx.com
United Kingdom Hotline:	(44) 1932-820821
Fax:	(44) 1932-828522
Email:	ukhelp@xilinx.com
France Hotline:	(33) 1-3463-0100
Fax:	(33) 1-3463-0959
Email:	frhelp@xilinx.com
Germany Hotline:	(49) 89-93088-130
Fax:	(49) 89-93088-188
Email:	dlhelp@xilinx.com
Japan Hotline:	(81) 3-3297-9163
Fax:	(81) 3-3297-0067
Email:	jhotline@xilinx.com
Korea Hotline:	(82) 2-761-4277
Fax:	(82) 2-761-4278
Email:	korea@xilinx.com
Hong Kong Hotline:	(85) 2-2424-5200
Fax:	(85) 2-2494-7159
Email:	hongkong@xilinx.com
Software Authorization and Licensing:	1-800-624-4782
On-Line Authorization:	www.xilinx.com

2100 Logic Drive San Jose, California 95124 United States of America Telephone: (408) 559-7778 Fax: (408) 559-7114

Introduction	I
Spartan Series Features	I
Additional SpartanXL Features 1-1	I
General Overview	
Logic Functional Description 1-3	}
Configurable Logic Blocks (CLBs) 1-3	}
Function Generators	
Flip-Flops	
CLB Signal Flow Control	ł
Input/Output Blocks (IOBs)	
IOB Input Signal Path	
IOB Output Signal Path	,
Routing Channel Description 1-8	}
CLB Routing Channels)
I/O Routing	0
Global Nets and Buffers	0
Advanced Features Description 1-1	1
Distributed RAM 1-1	1
Memory Configuration Overview	1
Fast Carry Logic	4
3-State Long Line Drivers	6
Three-State Buffer Example 1-1	6
On-Chip Oscillator	7
Global Signals: GSR and GTS 1-1	7
Global Set/Reset	7
Global 3-State 1-1	7
Boundary Scan	7
Data Registers	8
Instruction Set	8
Bit Sequence	9
Including Boundary Scan in a Design 1-1	9
Configuration and Test 1-2	20
Configuration Mode Control 1-2	20
Master Serial Mode 1-2	20
Slave Serial Mode 1-2	21
Serial Daisy Chain	21
Setting CCLK Frequency 1-2	22
Data Stream Format	22
Cyclic Redundancy Check (CRC) for Configuration and Readback	23
Configuration Sequence	24
Configuration Memory Clear 1-2	24
Initialization	25
Configuration	25
Delaying Configuration After Power-Up 1-2	25
Configuration Through the Boundary Scan Pins 1-2	25
Readback	25
Readback Options 1-2	26
Readback with the XChecker Cable	26
Spartan Program Readback Switching Characteristic Guidelines	27
Spartan Detailed Specifications 1-2	28
Definition of Terms	
Spartan Absolute Maximum Ratings	28
Spartan Recommended Operating Conditions	
Spartan DC Characteristics Over Operating Conditions	
Spartan Global Buffer Switching Characteristic Guidelines	
Spartan CLB Switching Characteristic Guidelines	
	-

Spartan CLB RAM Synchronous (Edge-Triggered) Write Operation Guidelines	
Spartan Pin-to-Pin Output Parameter Guidelines	1-33
Spartan Output Flip-Flop, Clock-to-Out	1-33
Spartan Pin-to-Pin Input Parameter Guidelines	1-34
Spartan Primary and Secondary Setup and Hold	1-34
Spartan IOB Input Switching Characteristic Guidelines	1-35
Spartan IOB Output Switching Characteristic Guidelines	1-36
SpartanXL Detailed Specifications	1-37
Definition of Terms	
SpartanXL Absolute Maximum Ratings	
SpartanXL Recommended Operating Conditions	1-37
SpartanXL DC Characteristics Over Operating Conditions	1-38
SpartanXL Pin-to-Pin Output Parameter Guidelines	1-39
SpartanXL Output Flip-Flop, Clock-to-Out	
SpartanXL Pin-to-Pin Input Parameter Guidelines	
SpartanXL Setup and Hold	1-39
Pin Descriptions	
Device-Specific Pinout Tables	
Pin Locations for XCS05 & XCS05XL Devices	
Pin Locations for XCS10 & XCS10XL Devices	
Additional XCS10/XL Package Pins	
Pin Locations for XCS20 & XCS20XL Devices	
Additional XCS20/XL Package Pins	
Pin Locations for XCS30 & XCS30XL Devices	
Additional XCS30/XL Package Pins	
Pin Locations for XCS40 & XCS40XL Devices	
Additional XCS40/XL Package Pins	1-51
Product Availability	
Ordering Information	1-53



Spartan and SpartanXL Families Field Programmable Gate Arrays

May 31, 1998 (Version 1.1)

Introduction

The SpartanTM Series is the first high-volume production FPGA solution to deliver all the key requirements for ASIC replacement up to 40,000 gates. These requirements include high performance, on-chip RAM, Core Solutions and prices that, in high volume, approach and in many cases are equivalent to mask programmed ASIC devices.

The Spartan series is the result of more than thirteen years of FPGA design experience and feedback from thousands of customers. By streamlining the Spartan feature set, leveraging advanced hybrid process technologies and focusing on total cost management, the Spartan Series delivers the key features required by ASIC and other high volume logic users while avoiding the initial cost, long development cycles and inherent risk of conventional ASICs. The Spartan Series currently has 10 members, as shown in Table 1.

Spartan Series Features

Note: The Spartan Series devices described in this data sheet include the 5 V Spartan[™] family of devices and the 3.3 V SpartanXL[™] family of devices.

- Next generation ASIC replacement technology
 - First ASIC replacement FPGA for high-volume production with on-chip RAM
 - Advanced 0.35µm/0.50µm process
 - Density up to 1862 logic cells or 40,000 system gates
 - Streamlined feature set based on XC4000 architecture
 - System performance beyond 80 MHz
 - Broad set of AllianceCORETM and LogiCORETM solutions available
 - Unlimited reprogrammability

- Preliminary Product Specification
- System level features
 - Available in both 5.0 Volt and 3.3 Volt versions
 - On-chip SelectRAM[™] memory
 - Fully PCI compliant
 - Low power segmented routing architecture
 - Full readback capability for program verification and internal node observability
 - Dedicated high-speed carry logic
 - Internal 3-state bus capability
 - 8 global low-skew clock or signal networks
 - IEEE 1149.1-compatible boundary scan logic
- Versatile I/O and packaging
 - Low cost plastic packages available in all densities
 - Footprint compatibility in common packages across all Spartan and SpartanXL devices
- Individually programmable output slew-rate control maximizes performance and reduces noise
- Hold time of 0.0 ns for input registers simplifies system timing
- 12-mA sink current per output
- Fully supported by powerful Xilinx development system
 - Foundation series: Fully integrated, shrink-wrap software
 - Alliance series: Over 100 PC and workstation 3RD party development systems supported
 - Fully automatic mapping, placement and routing
 - Interactive design editor for design optimization

Additional SpartanXL Features

- 3.3V supply for low power
- 5V tolerant I/Os
- Highest performance
- Faster carry logic
 - Carry chain travels upward only
- More flexible high-speed clock network
 8 global low-skew buffers
- 5V/3.3V PCI compatible

Table 1: Spartan and SpartanXL Series Field Programmable Gate Arrays

Device	Logic Cells	Max System Gates	Typical Gate Range (Logic and RAM)*	CLB Matrix	Total CLBs	Number of Flip-Flops	Max. Available User I/O
XCS05 & XCS05XL	238	5,000	2,000 - 5,000	10 x 10	100	360	77
XCS10 & XCS10XL	466	10,000	3,000 - 10,000	14 x 14	196	616	112
XCS20 & XCS20XL	950	20,000	7,000 - 20,000	20 x 20	400	1,120	160
XCS30 & XCS30XL	1368	30,000	10,000 - 30,000	24 x 24	576	1,536	192
XCS40 & XCS40XL	1862	40,000	13,000 - 40,000	28 x 28	784	2,016	205

* Max values of Typical Gate Range include 20-30% of CLBs used as RAM.

General Overview

Spartan Series FPGAs are implemented with a regular, flexible, programmable architecture of Configurable Logic Blocks (CLBs), interconnected by a powerful hierarchy of versatile routing resources (routing channels), and surrounded by a perimeter of programmable Input/Output Blocks (IOBs), as seen in Figure 1. They have generous routing resources to accommodate the most complex interconnect patterns.

The devices are customized by loading configuration data into internal static memory cells. Re-programming is possible an unlimited number of times. The values stored in these memory cells determine the logic functions and interconnections implemented in the FPGA. The FPGA can either actively read its configuration data from an external serial PROM (Master Serial mode), or the configuration data can be written into the FPGA from an external device (Slave Serial mode).

Spartan FPGAs can be used where hardware must be adapted to different user applications. FPGAs are ideal for

shortening design and development cycles, and also offer a cost-effective solution for production rates well beyond 50,000 systems per month.

Spartan Series devices achieve high-performance, lowcost operation through the use of an advanced architecture and semiconductor technology. Spartan and SpartanXL devices provide system clock rates exceeding 80 MHz and internal performance in excess of 150 MHz. In contrast to other FPGA devices, Spartan FPGAs offer the most costeffective solution while maintaining leading-edge performance. In addition to the conventional benefit of high volume programmable logic solutions Spartan FPGAs also offer on-chip edge-triggered single-port and dual-port RAM, clock enables on all flip-flops, fast carry logic, and many other features.

The Spartan Series leverages the highly successful XC4000 architecture with many of that family's features and benefits. Technology advancements have been derived from the XC4000XL and XC4000XV process developments.




Figure 1: Basic FPGA Block Diagram

Logic Functional Description

The Spartan Series uses a standard FPGA structure as shown in Figure 1. The FPGA consists of an array of configurable logic blocks (CLBs) placed in a matrix of routing channels. The input and output of signals is achieved through a set of input/output blocks (IOBs) forming a ring around the CLBs and routing channels.

- CLBs provide the functional elements for implementing the user's logic.
- IOBs provide the interface between the package pins and internal signal lines.
- Routing channels provide paths to interconnect the inputs and outputs of the CLBs and IOBs.

The functionality of each circuit block is customized during configuration by programming internal static memory cells. The values stored in these memory cells determine the logic functions and interconnections implemented in the FPGA.

Configurable Logic Blocks (CLBs)

The CLBs are used to implement most of the logic in an FPGA. The principal CLB elements are shown in the simpli-

fied block diagram in Figure 2. There are three look-up tables (LUT) which are used as logic function generators, two flip-flops and two groups of signal steering multiplexers. There are also some more advanced features provided by the CLB which will be covered in the "Advanced Features Description" on page 1-11.

Function Generators

Two 16x1 memory look-up tables (F-LUT and G-LUT) are used to implement 4-input function generators, each offering unrestricted logic implementation of any Boolean function of up to four independent input signals (F1 to F4 or G1 to G4). Using memory look-up tables the propagation delay is independent of the function implemented.

A third 3-input function generator (H-LUT) can implement any Boolean function of its three inputs. Two of these inputs are controlled by programmable multiplexers (see box "A" of Figure 2). These inputs can come from the F-LUT or G-LUT outputs or from CLB inputs. The third input always comes from a CLB input. The CLB can, therefore, implement certain functions of up to nine inputs, like parity checking. The three LUTs in the CLB can also be combined to do any arbitrarily defined Boolean function of five inputs.




Figure 2: Spartan Simplified CLB Logic Diagram (some features not shown)

A CLB can be used to implement any of the following functions:

- Any function of up to four variables, plus any second • function of up to four unrelated variables, plus any third function of up to three unrelated variables¹
- Any single function of five variables
- Any function of four variables together with some ٠ functions of six variables
- Some functions of up to nine variables.

Implementing wide functions in a single block reduces both the number of blocks required and the delay in the signal path, achieving both increased capacity and speed.

The versatility of the CLB function generators significantly improves system speed. In addition, the design-software tools can deal with each function generator independently. This flexibility improves cell usage.

Flip-Flops

Each CLB contains two flip-flops that can be used to register (store) the function generator outputs. The flip-flops and function generators can also be used independently (see Figure 2). The CLB input DIN can be used as a direct input to either of the two flip-flops. H1 can also drive either flipflop via the H-LUT with a slight additional delay.

The two flip-flops have common clock (CK), clock enable (EC) and set/reset (SR) inputs. Internally both flip-flops are also controlled by a global initialization signal (GSR) which is described in detail in "Global Signals: GSR and GTS" on page 1-17.

Functionality of the flip-flop is described in Table 2.

EC SR Mode CK D Q Power-Up or Х Х Х Х SR GSR Х Х Х SR 1 1* 0* D D Flip-Flop Operation 0 Х 0* Х Q

0

Table 2: CLB Flip-Flop Functionality

Х

Legend:

gona.	
X	Don't care
_/	Rising edge (clock not inverted)
SR	Set or Reset value. Reset is default.
0*	Input is Low or unconnected (default value)
1*	Input is High or unconnected (default value)

0*

Х

Q

Clock Input

Each flip-flop can be triggered on either the rising or falling clock edge. The CLB clock line is shared by both flip-flops. However, the clock is individually invertible for each flip-flop




Figure 3: CLB Flip-Flop Functional Block Diagram (see CK path in Figure 3). Any inverter placed on the clock line in the design is automatically absorbed into the CLB.

Clock Enable

The clock enable line (EC) is active High. The EC line is shared by both flip-flops in a CLB. If either one is left disconnected, the clock enable for that flip-flop defaults to the active state. EC is not invertible within the CLB. The clock enable is synchronous to the clock and must satisfy the setup and hold timing specified for the device.

Set/Reset

The set/reset line (SR) is an asynchronous active High control of the flip-flop. SR can be configured as either set or reset at each flip-flop. This configuration option determines the state in which each flip-flop becomes operational after configuration. It also determines the effect of a GSR pulse during normal operation, and the effect of a pulse on the SR line of the CLB. The SR line is shared by both flip-flops. If SR is not specified for a flip-flop the set/reset for that flipflop defaults to the inactive state. SR is not invertible within the CLB.

CLB Signal Flow Control

In addition to the H-LUT input control multiplexers (shown in box "A" of Figure 2) there are signal flow control multiplexers (shown in box "B" of Figure 2) which select the signals which drive the flip-flop inputs and the combinatorial CLB outputs (X and Y).

1. When three separate functions are generated, one of the function outputs must be captured in a flip-flop internal to the CLB. Only two unregistered function generator outputs are available from the CLB.

Each flip-flop input is driven from a 4:1 multiplexer which selects among the three LUT outputs and DIN as the data source.

Each combinatorial output is driven from a 2:1 multiplexer which selects between two of the LUT outputs. The X output can be driven from the F-LUT or H-LUT, the Y output from G-LUT or H-LUT.

Control Signals

There are four signal control multiplexers on the input of the CLB. These multiplexers allow the internal CLB control signals (H1, DIN, SR, and EC in Figure 2 and Figure 4) to be driven from any of the four general control inputs (C1 - C4 in Figure 4) into the CLB. Any of these inputs can drive any of the four internal control signals.

The four internal control signals are:

- EC Enable Clock
- SR Asynchronous Set/Reset or H function generator Input 0
- DIN Direct In or H function generator Input 2
- H1 H function generator Input 1.

Input/Output Blocks (IOBs)

User-configurable input/output blocks (IOBs) provide the interface between external package pins and the internal logic. Each IOB controls one package pin and can be con-




Figure 4: CLB Control Signal Interface

figured for input, output, or bidirectional signals. Figure 5 shows a simplified functional block diagram of the Spartan IOB.




Figure 5: Simplified Spartan IOB Block Diagram

IOB Input Signal Path

The input signal to the IOB can be configured to either go directly to the routing channels (via I1 and I2 in Figure 5) or to the input register. The input register can be programmed as either an edge-triggered flip-flop or a level-sensitive latch. The functionality of this register is shown in Table 3, and a simplified block diagram of the register can be seen in Figure 6.

Table 3: Input Register Functionality

_

.. .

Mode	CK	EC	D	Q
Power-Up or GSR	Х	Х	Х	SR
Flip-Flop		1*	D	D
	0	Х	Х	Q
Latch	1	1*	Х	Q
	0	1*	D	D
Both	Х	0	Х	Q

Legend:

Х

1*

Don't	care
-------	------

Rising edge (clock not inverted) Set or Reset value. Reset is default.

 SR
 Set or Reset value. Reset is default.

 0*
 Input is Low or unconnected (default value)

Input is High or unconnected (default value)

The register choice is made by placing the appropriate library symbol. For example, IFD is the basic input flip-flop (rising edge triggered), and ILD is the basic input latch (transparent-High). Variations with inverted clocks are also




Figure 6: IOB Flip-Flop/Latch Functional Block Diagram

available. The clock signal inverter is also shown in Figure 6 on the CK line.

The Spartan IOB data input path has a one-tap delay element: either the delay is inserted (default), or it is not. The added delay guarantees a zero hold time with respect to clocks routed through the Spartan global clock buffers. (See "Global Nets and Buffers" on page 1-10 for a description of the global clock buffers in the Spartan Series.) For a shorter input register setup time, with positive hold-time, attach a NODELAY attribute or property to the flip-flop.

The output of the input register goes to the routing channels (via I1 and I2 in Figure 5). The I1 and I2 signals that exit the IOB can each carry either the direct or registered input signal.

The Spartan input buffers can be globally configured for either TTL (1.2 V) or CMOS (0.5 Vcc) thresholds, using an option in the bitstream generation software. The inputs of Spartan devices can be driven by the outputs of any 3.3 V device, if the Spartan inputs are in TTL mode. There is a slight input hysteresis of about 300 mV. SpartanXL inputs are TTL compatible and 3.3 V CMOS compatible. The Spartan output levels are also configurable; the two global adjustments of input threshold and output level are independent.

Supported sources for Spartan Series device inputs are shown in Table 4.

Table 4: Supported Sources for Spartan Series Device
Inputs

	Spartan Inputs		SpartanXL Inputs
Source	5.0 V, TTL	5.0 V, CMOS	3.3 V CMOS
Any device, Vcc = 3.3 V, CMOS outputs		Unreli-	
Spartan Series, Vcc = 5 V, TTL outputs		able Data	
Any device, $Vcc = 5 V$, TTL outputs (Voh $\leq 3.7 V$)		Data	\checkmark
Any device, Vcc = 5 V, CMOS outputs			V

SpartanXL I/Os are fully 5 V tolerant even though the Vcc is 3.3 volts. This allows 5 V signals to directly connect to the SpartanXL inputs without damage, as shown in Table 4. In addition, the 3.3 volt Vcc can be applied before or after 5 volt signals are applied to the I/Os. This makes the SpartanXL devices immune to power supply sequencing problems.

IOB Output Signal Path

Output signals can be optionally inverted within the IOB, and can pass directly to the output buffer or be stored in an edge-triggered flip-flop and then to the output buffer. The functionality of this flip-flop is shown in Table 5.

Table 5: Output Flip-Flop Functionality

Mode	Clock	Clock Enable	т	D	Q
Power-Up or GSR	Х	Х	0*	Х	SR
	Х	0	0*	Х	Q
Flip-Flop		1*	0*	D	D
	Х	Х	1	Х	Z
	0	Х	0*	Х	Q

Legend:

X Don't care

_/ Rising edge (clock not inverted)

SR Set or Reset value. Reset is default.

0* Input is Low or unconnected (default value)

1* Input is High or unconnected (default value)

Z 3-state

Output Buffer

An active-High 3-state signal can be used to place the output buffer in a high-impedance state, implementing 3-state outputs or bidirectional I/O. Under configuration control, the output (O) and output 3-state (T) signals can be inverted. The polarity of these signals is independently configured for each IOB (see Figure 5).

By default, a Spartan device output buffer pull-up structure is configured as a TTL-like totem-pole. The High driver is an n-channel pull-up transistor, pulling to a voltage one transistor threshold below Vcc. Alternatively, the outputs can be globally configured as CMOS drivers, with additional p-channel pull-up transistors pulling to Vcc. This option, applied using the bitstream generation software, applies to all outputs on the device. It is not individually programmable.

In a SpartanXL device, all outputs are configured as CMOS drivers, therefore driving rail-to-rail.

Any Spartan device with its outputs configured in TTL mode can drive the inputs of any typical 3.3 V device. (For a detailed discussion of how to interface between 5.0 V and 3.3 V devices, see the 3V Products section of *The Programmable Logic Data Book*.)

Supported destinations for Spartan Series device outputs are shown in Table 6.

Output Slew Rate

The slew rate of each output buffer is, by default, reduced, to minimize power bus transients when switching non-critical signals. For critical signals, attach a FAST attribute or property to the output buffer or flip-flop.

Table 6: Supported Destinationsfor Spartan Series Outputs

	SpartanXL Outputs	Spartan Outputs		
Destination	3.3 V, CMOS	5.0 V, TTL	5.0 V, CMOS	
Any device, Vcc = 3.3 V, CMOS-threshold inputs		V	some ¹	
Any device, Vcc = 5.0 V, TTL-threshold inputs			V	
Any device, Vcc = 5.0 V, CMOS-threshold inputs	Unreliable Data		V	

1. Only if destination device has 5-V tolerant inputs

Spartan Series devices have a feature called "Soft Startup," designed to reduce ground bounce when all outputs are turned on simultaneously at the end of configuration. When the configuration process is finished and the device starts up, the first activation of the outputs is automatically slew-rate limited. Immediately following the initial activation of the I/O, the slew rate of the individual outputs is determined by the individual configuration option for each IOB.

Pull-up and Pull-down Network

Programmable pull-up and pull-down resistors are used for tying unused pins to Vcc or Ground to minimize power consumption and reduce noise sensitivity. The configurable pull-up resistor is a p-channel transistor that pulls to Vcc. The configurable pull-down resistor is an n-channel transistor that pulls to Ground. The value of these resistors is typically 20 k Ω – 100 k Ω (See "Spartan DC Characteristics Over Operating Conditions" on page 1-29). This high value makes them unsuitable as wired-AND pull-up resistors.

After configuration, voltage levels of unused pads, bonded or unbonded, must be valid logic levels, to reduce noise sensitivity and avoid excess current. Therefore, by default, unused pads are configured with the internal pull-up resistor active. Alternatively, they can be individually configured with the pull-down resistor, or as a driven output, or to be driven by an external source. To activate the internal pullup, attach the PULLUP library component to the net attached to the pad. To activate the internal pull-down, attach the PULLDOWN library component to the net attached to the pad.

Set/Reset

As with the CLB registers, the GSR signal can be used to set or clear the input and output registers, depending on the value of the INIT attribute or property. The two flip-flops can be individually configured to set or clear on reset and after configuration. Other than the global GSR net, no usercontrolled set/reset signal is available to the I/O flip-flops (see Figure 6). The choice of set or reset applies to both the initial state of the flip-flop and the response to the GSR pulse.

Independent Clocks

Separate clock signals are provided for the input (IK) and output (OK) flip-flops. The clock can be independently inverted for each flip-flop within the IOB, generating either falling-edge or rising-edge triggered flip-flops. The clock inputs for each IOB are independent.

Common Clock Enables

The input and output flip-flops in each IOB have a common clock enable input (see EC signal in Figure 6), which through configuration, can be activated individually for the input or output flip-flop, or both. This clock enable operates exactly like the EC signal on the Spartan Series CLB. It cannot be inverted within the IOB.

Routing Channel Description

All internal routing channels are composed of metal segments with programmable switching points and switching matrices to implement the desired routing. A structured, hierarchical matrix of routing channels is provided to achieve efficient automated routing. This section describes the routing channels available in Spartan Series devices. Figure 7 shows a general block diagram of the CLB routing channels. The implementation software automatically assigns the appropriate resources based on the density and timing requirements of the design. The following description of the routing channels is for information only and is simplified with some minor details omitted. For an exact interconnect description the designer should open a design in the EPIC design editor and review the actual connections in this tool.

The routing channels will be discussed as follows;

- CLB routing channels which run along each row and column of the CLB array.
- IOB routing channels which form a ring (called a VersaRing) around the outside of the CLB array. It connects the I/O with the CLB routing channels.
- Global routing consists of dedicated networks primarily designed to distribute clocks throughout the device with minimum delay and skew. Global routing can also be used for other high-fanout signals.




Figure 7: Spartan Series CLB Routing Channels and Interface Block Diagram

CLB Routing Channels

The routing channels around the CLB are derived from three types of interconnects; single-length, double-length, and longlines. At the intersection of each vertical and horizontal routing channel is a signal steering matrix called a Programmable Switch Matrix (PSM). Figure 7 shows the basic routing channel configuration showing single-length lines, double-length lines and longlines as well as the CLBs and PSMs. The CLB to routing channel interface is shown as well as how the PSMs interface at the channel intersections.

CLB Interface

A block diagram of the CLB interface signals is shown in Figure 8. The input signals to the CLB are distributed evenly on all four sides providing maximum routing flexibility. In general, the entire architecture is symmetrical and regular. It is well suited to established placement and routing algorithms. Inputs, outputs, and function generators can freely swap positions within a CLB to avoid routing congestion during the placement and routing operation. The exceptions are the clock (K) input and CIN/COUT signals. The K input is routed to dedicated global vertical lines as well as 4 single-length lines and is on the left side of the CLB. The CIN/COUT signals are routed through dedicated interconnects which do not interfere with the general routing structure. The output signals from the CLB are available to drive both vertical and horizontal channels.

Programmable Switch Matrices

The horizontal and vertical single- and double-length lines intersect at a box called a programmable switch matrix (PSM). Each PSM consists of programmable pass transistors used to establish connections between the lines (see Figure 9).





Figure 8: CLB Interconnect Signals

For example, a single-length signal entering on the right side of the switch matrix can be routed to a single-length line on the top, left, or bottom sides, or any combination thereof, if multiple branches are required. Similarly, a double-length signal can be routed to a double-length line on any or all of the other three edges of the programmable switch matrix.

Single-Length Lines

Single-length lines provide the greatest interconnect flexibility and offer fast routing between adjacent blocks. There are eight vertical and eight horizontal single-length lines associated with each CLB. These lines connect the switching matrices that are located in every row and column of CLBs.





Single-length lines are connected by way of the programmable switch matrices, as shown in Figure 9. Routing connectivity is shown in Figure 7.

Single-length lines incur a delay whenever they go through a PSM. Therefore, they are not suitable for routing signals for long distances. They are normally used to conduct signals within a localized area and to provide the branching for nets with fanout greater than one.

Double-Length Lines

The double-length lines consist of a grid of metal segments, each twice as long as the single-length lines: they run past two CLBs before entering a PSM. Double-length lines are grouped in pairs with the PSMs staggered, so that each line goes through a PSM at every other row or column of CLBs (see Figure 7).

There are four vertical and four horizontal double-length lines associated with each CLB. These lines provide faster signal routing over intermediate distances, while retaining routing flexibility.

Longlines

Longlines form a grid of metal interconnect segments that run the entire length or width of the array. Longlines are intended for high fan-out, time-critical signal nets, or nets that are distributed over long distances.

Each Spartan Series longline has a programmable splitter switch at its center. This switch can separate the line into

two independent routing channels, each running half the width or height of the array.

Routing connectivity of the longlines is shown in Figure 7. The longlines also interface to some 3-state buffers which is described later in "3-State Long Line Drivers" on page 1-16.

I/O Routing

Spartan Series devices have additional routing around the IOB ring. This routing is called a VersaRing. The VersaRing facilitates pin-swapping and redesign without affecting board layout. Included are eight double-length lines, and four longlines.

Global Nets and Buffers

The Spartan Series devices have dedicated global networks. These networks are designed to distribute clocks and other high fanout control signals throughout the devices with minimal skew.

Four vertical longlines in each CLB column are driven exclusively by special global buffers. These longlines are in addition to the vertical longlines used for standard interconnect. The four global lines can be driven by either of two types of global buffers; Primary Global buffers (BUFGP) or Secondary Global buffers (BUFGS). Each of these lines can be accessed by one particular Primary Global buffer, or by any of the Secondary Global buffers, as shown in Figure 10. The clock pins of every CLB and IOB can also be sourced from local interconnect.




Figure 10: Spartan Series Global Net Distribution

The four Primary Global buffers offer the shortest delay and negligible skew. Four Secondary Global buffers have slightly longer delay and slightly more skew due to potentially heavier loading, but offer greater flexibility when used to drive non-clock CLB inputs.

The Primary Global buffers must be driven by the semidedicated pads (PGCK1-4). The Secondary Global buffers can be sourced by either semi-dedicated pads (SGCK1-4) or internal nets. Each corner of the device has one Primary buffer and one Secondary buffer. The SpartanXL family has eight global low-skew buffers, two in each corner. All can be sourced by either semi-dedicated pads or internal nets.

Using the library symbol called BUFG results in the software choosing the appropriate clock buffer, based on the timing requirements of the design. A global buffer should be specified for all timing-sensitive global signal distribution. To use a global buffer, place a BUFGP (primary buffer), BUFGS (secondary buffer), or BUFG (either primary or secondary buffer) element in a schematic or in HDL code.

Advanced Features Description

Distributed RAM

Optional modes for each CLB allow the function generators (F-LUT and G-LUT) to be used as Random Access Memory (RAM).

Read and write operations are significantly faster for this on-chip RAM than for off-chip implementations. This speed advantage is due to the relatively short signal propagation delays within the FPGA.

Memory Configuration Overview

There are two available memory configuration modes: single-port RAM and dual-port RAM. For both these modes, write operations are synchronous (edge-triggered), while read operations are asynchronous. In the Single-Port Mode, a single CLB can be configured as either a 16 x 1, (16 x 1) x 2 or 32 x 1 RAM array. In the Dual-Port mode, a single CLB can be configured only as one 16 x 1 RAM array. The different CLB memory configurations are summarized in Table 7. Any of these possibilities can be individually programmed into a Spartan Series CLB.

- The 16 x 1 Single-Port configuration contains a RAM array with 16 locations, each one-bit wide. One 4-bit address decoder determines the RAM location for write and read operations. There is one input for writing data and one output for reading data, all at the selected address.
- The (16 x 1) x 2 Single-Port configuration combines two 16 x 1 Single Port configurations (each according to the preceding description). There is one data input, one data output and one address decoder for each array.

These arrays can be addressed independently.

- The 32 x 1 Single-Port configuration contains a RAM array with 32 locations, each one-bit wide. There is one data input, one data output, and one 5-bit address decoder.
- The Dual-Port mode 16 x 1 configuration contains a RAM array with 16 locations, each one-bit wide. There are two 4-bit address decoders, one for each port. One port consists of an input for writing and an output for reading, all at a selected address. The other port consists of one output for reading from an independently selected address.

Table 7: CLB Memory Configurations

Mode	16 x 1	(16 x 1) x 2	32 x 1
Single-Port		√	\checkmark
Dual-Port			

The appropriate choice of RAM configuration mode for a given design should be based on timing and resource requirements, desired functionality, and the simplicity of the design process. Selection criteria include the following: Whereas the 32×1 Single-Port, the $(16 \times 1) \times 2$ Single-Port and the 16×1 Dual-Port configurations each use one entire CLB, the 16×1 Single-Port configuration uses only one half of a CLB. Due to its simultaneous read/write capability, the Dual-Port RAM can transfer twice as much data as the Single-Port RAM, which permits only one data operation at any given time.

CLB memory configuration options are selected by using the appropriate library symbol in the design entry.

Single-Port Mode

There are three CLB memory configurations for the Single-Port RAM: 16 x 1, (16 x 1) x 2, and 32 x 1, the functional organization of which is shown in Figure 11.

The Single-Port RAM signals and the CLB signals (Figure 2 on page 1-3) from which they are originally derived are shown in Table 8.

Table 8: Single-Port RAM Signals

RAM Signal	Function	CLB Signal
D	Data In	DIN or H ₁
A[3:0]	Address	F_1 - F_4 or G_1 - G_4
A ₄ (32 x 1 only)	Address	H ₁
WE	Write Enable	SR
WCLK	Clock	К
SPO	Single Port Out (Data Out)	F _{OUT} or G _{OUT}




Figure 11: Logic Diagram for the Single-Port RAM

- NOTE: 1. The (16 x 1) x 2 configuration combines two 16 x 1 Single Port RAMs, each with its own independent address bus and data input. The same WE and WCLK signals are connected to both RAMs.
 - 2. n = 4 for the 16 x 1 and (16 x 1) x 2 configurations. n = 5 for the 32 x 1 configuration.

Writing data to the Single-Port RAM is essentially the same as writing to a data register. It is an edge-triggered (synchronous) operation performed by applying an address to the A inputs and data to the D input during the active edge of WCLK while WE is High.

The timing relationships are shown in Figure 12. The High logic level on WE enables the input data register for writing. The active edge of WCLK latches the address, input data, and WE signals. Then, an internal write pulse is generated that loads the data into the memory cell.




Figure 12: Data Write and Access Timing for RAM

WCLK can be configured as active on either the rising edge (default) or the falling edge. While the WCLK input to the RAM accepts the same signal as the clock input to the associated CLB's flip-flops, the sense of this WCLK input can be inverted with respect to the sense of the flip-flop clock inputs. Consequently, within the same CLB, data at the RAM's SPO line can be stored in a flip-flop with either the same or the inverse clock polarity used to write data to the RAM.

The WE input is active-High and cannot be inverted within the CLB.

Allowing for settling time, the data on the SPO output reflects the contents of the RAM location currently addressed. When the address changes, following the asynchronous delay T_{ILO} , the data stored at the new address location will appear on SPO. If the data at a particular RAM address is overwritten, after the delay T_{WOS} , the new data will appear on SPO.

Dual-Port Mode

In dual-port mode, the function generators (F-LUT and G-LUT) are used to create a 16 x 1 Dual-Port memory. Of the two data ports available, one permits read and write operations at the address specified by A[3:0] while the second provides only for read operations at the address specified independently by DPRA[3:0]. As a result, simultaneous read/write operations at different addresses (or even at the same address) are supported.

The functional organization of the 16 x 1 Dual-Port RAM is shown in Figure 13.




Figure 13: Logic Diagram for the Dual-Port RAM

The Dual-Port RAM signals and the CLB signals from which they are originally derived are shown in Table 9.

Table 9: D	ual-Port R	AM Signals
------------	------------	------------

RAM Signal	Function	CLB Signal
D	Data In	DIN
A[3:0]	Read Address for Single-Port.	F ₁ -F ₄
	Write Address for Single-Port	
	and Dual-Port.	
DPRA[3:0]	Read Address for Dual-Port	G ₁ -G ₄
WE	Write Enable	SR
WCLK	Clock	K
SPO	Single Port Out	FOUT
	(addressed by A[3:0])	
DPO	Dual Port Out	G _{OUT}
	(addressed by DPRA[3:0])	

The RAM16X1D primitive used to instantiate the Dual-Port RAM consists of an upper and a lower 16×1 memory array. The address port labeled A[3:0] supplies both the read and write addresses for the lower memory array, which behaves the same as the 16×1 Single-Port RAM array described

previously. Single Port Out (SPO) serves as the data output for the lower memory. Therefore, SPO reflects the data at address A[3:0].

The other address port, labeled DPRA[3:0] for Dual Port Read Address, supplies the read address for the upper memory. The write address for this memory, however, comes from the address A[3:0]. Dual Port Out (DPO) serves as the data output for the upper memory. Therefore, DPO reflects the data at address DPRA[3:0].

By using A[3:0] for the write address and DPRA[3:0] for the read address, and reading only the DPO output, a FIFO that can read and write simultaneously is easily generated. The simultaneous read/write capability possible with the Dual-Port RAM can provide twice the effective data throughput of a Single-Port RAM alternating read and write operations.

The timing relationships for the Dual-Port RAM mode are shown in Figure 12.

Note that write operations to RAM are synchronous (edgetriggered); however, data access is asynchronous.

Initializing RAM at FPGA Configuration

Both RAM and ROM implementations of the Spartan Series are initialized during device configuration. The initial contents are defined via an INIT attribute or property attached to the RAM or ROM symbol, as described in the schematic library guide. If not defined, all RAM contents are initialized to zeros, by default.

RAM initialization occurs only during device configuration. The RAM content is not affected by GSR.

More Information on using RAM inside CLBs

Three application notes are available from Xilinx that discuss synchronous (edge-triggered) RAM: "Xilinx Edge-Triggered and Dual-Port RAM Capability," "Implementing FIFOs in Xilinx RAM," and "Synchronous and Asynchronous FIFO Designs." All three application notes apply to both the Spartan and the SpartanXL Series.

Fast Carry Logic

Each CLB F-LUT and G-LUT contains dedicated arithmetic logic for the fast generation of carry and borrow signals. This extra output is passed on to the function generator in the adjacent CLB. The carry chain is independent of normal routing resources. (See Figure 14.)

Dedicated fast carry logic greatly increases the efficiency and performance of adders, subtractors, accumulators, comparators and counters. It also opens the door to many new applications involving arithmetic operation, where the previous generations of FPGAs were not fast enough or too inefficient. High-speed address offset calculations in microprocessor or graphics systems, and high-speed addition in digital signal processing are two typical applications.

The two 4-input function generators can be configured as a 2-bit adder with built-in hidden carry that can be expanded to any length. This dedicated carry circuitry is so fast and efficient that conventional speed-up methods like carry generate/propagate are meaningless even at the 16-bit level, and of marginal benefit at the 32-bit level. This fast carry logic is one of the more significant features of the Spartan Series, speeding up arithmetic and counting functions.

The carry chain in Spartan devices can run either up or down. At the top and bottom of the columns where there are no CLBs above and below, the carry is propagated to the right. The default is always to propagate up the column, as shown in the figures. The carry chain in SpartanXL devices can only run up the column, providing even higher speed.




Figure 14: Available Spartan Carry Propagation Paths

Figure 15 on page 1-15 shows a Spartan Series CLB with dedicated fast carry logic. The carry logic shares operand and control inputs with the function generators. The carry outputs connect to the function generators, where they are combined with the operands to form the sums.

Figure 16 on page 1-16 shows the details of the Spartan carry logic. This diagram shows the contents of the box labeled "CARRY LOGIC" in Figure 15.

The fast carry logic can be accessed by placing special library symbols, or by using Xilinx Relationally Placed Macros (RPMs) that already include these symbols.





Figure 15: Fast Carry Logic in Spartan CLB



S2000_01

Figure 16: Detail of Spartan Dedicated Carry Logic

3-State Long Line Drivers

A pair of 3-state buffers is associated with each CLB in the array. These 3-state buffers (BUFT) can be used to drive signals onto the nearest horizontal longlines above and below the CLB. They can therefore be used to implement multiplexed or bidirectional buses on the horizontal longlines, saving logic resources.

There is a weak keeper at each end of these two horizontal longlines. This circuit prevents undefined floating levels. However, it is overridden by any driver.

The buffer enable is an active-High 3-state (i.e. an active-Low enable), as shown in Table 10.


Three-State Buffer Example

Figure 17 shows how to use the 3-state buffers to implement a multiplexer. The selection is accomplished by the buffer 3-state signal.

Pay particular attention to the polarity of the T pin when using these buffers in a design. Active-High 3-state (T) is identical to an active-Low output enable, as shown in Table 10.

Table 10: Three-State Buffer Functionality

IN	Т	OUT
Х	1	Z
IN	0	IN





On-Chip Oscillator

Spartan Series devices include an internal oscillator. This oscillator is used to clock the power-on time-out, for configuration memory clearing, and as the source of CCLK in Master configuration mode. The oscillator runs at a nominal 8 MHz frequency that varies with process, Vcc, and temperature. The output frequency falls between 4 MHz and 10 MHz.

The oscillator output is optionally available after configuration. Any two of four resynchronized taps of a built-in divider are also available. These taps are at the fourth, ninth, fourteenth and nineteenth bits of the divider. Therefore, if the primary oscillator output is running at the nominal 8 MHz, the user has access to an 8 MHz clock, plus any two of 500 kHz, 16 kHz, 490 Hz and 15 Hz. These frequencies can vary by as much as -50% or +25%.

These signals can be accessed by placing the OSC library element in a schematic or in HDL code. The oscillator is automatically disabled after configuration if the OSC symbol is not used in the design.

Global Signals: GSR and GTS

Global Set/Reset

A separate Global Set/Reset line, as shown in Figure 3 on page 1-4 for the CLB and Figure 6 on page 1-6 for the IOB, sets or clears each flip-flop during power-up, reconfiguration, or when a dedicated Reset net is driven active. This global net (GSR) does not compete with other routing resources; it uses a dedicated distribution network.

Each flip-flop is configured as either globally set or reset in the same way that the local set/reset (SR) is specified. Therefore, if a flip-flop is set by SR, it is also set by GSR. Similarly, if in reset mode, it is reset by both SR and GSR.




Figure 18: Schematic Symbols for Global Set/Reset

GSR can be driven from any user-programmable pin as a global reset input. To use this global net, place an input pad and input buffer in the schematic or HDL code, driving the GSR pin of the STARTUP symbol. (See Figure 18.) A specific pin location can be assigned to this input using a LOC attribute or property, just as with any other user-programmable pad. An inverter can optionally be inserted after the input buffer to invert the sense of the GSR signal. Alternatively, GSR can be driven from any internal node.

Global 3-State

A separate Global 3-State line (GTS) as shown in Figure 5 on page 1-5 forces all FPGA outputs to the high-impedance state, unless boundary scan is enabled and is executing an EXTEST instruction. GTS does not compete with other routing resources; it uses a dedicated distribution network.

GTS can be driven from any user-programmable pin as a global 3-state input. To use this global net, place an input pad and input buffer in the schematic or HDL code, driving the GTS pin of the STARTUP symbol. This is similar to what is shown in Figure 18 for GSR except the IBUF would be connected to GTS. A specific pin location can be assigned to this input using a LOC attribute or property, just as with any other user-programmable pad. An inverter can optionally be inserted after the input buffer to invert the sense of the Global 3-State signal. Alternatively, GTS can be driven from any internal node.

Boundary Scan

The 'bed of nails' has been the traditional method of testing electronic assemblies. This approach has become less appropriate, due to closer pin spacing and more sophisticated assembly methods like surface-mount technology and multi-layer boards. The IEEE Boundary Scan Standard 1149.1 was developed to facilitate board-level testing of electronic assemblies. Design and test engineers can imbed a standard test logic structure in their device to achieve high fault coverage for I/O and internal logic. This structure is easily implemented with a four-pin interface on any boundary scan-compatible IC. IEEE 1149.1-compatible devices may be serial daisy-chained together, connected in parallel, or a combination of the two.

The Spartan Series implements IEEE 1149.1-compatible BYPASS, PRELOAD/SAMPLE and EXTEST boundary scan instructions. When the boundary scan configuration option is selected, three normal user I/O pins become dedicated inputs for these functions. Another user output pin becomes the dedicated boundary scan output. The details of how to enable this circuitry are covered later in this section.

By exercising these input signals, the user can serially load commands and data into these devices to control the driving of their outputs and to examine their inputs. This method is an improvement over bed-of-nails testing. It avoids the need to over-drive device outputs, and it reduces the user interface to four pins. An optional fifth pin, a reset for the control logic, is described in the standard but is not implemented in Xilinx devices.

The dedicated on-chip logic implementing the IEEE 1149.1 functions includes a 16-state machine, an instruction register and a number of data registers. The functional details can be found in the IEEE 1149.1 specification and are also discussed in the Xilinx application note: "*Boundary Scan in FPGA Devices*."

Figure 19 on page 1-18 is a diagram of the Spartan Series boundary scan logic. It includes three bits of Data Register per IOB, the IEEE 1149.1 Test Access Port controller, and the Instruction Register with decodes.

Spartan Series devices can also be configured through the boundary scan logic. See "Configuration Through the Boundary Scan Pins" on page 1-25.

Data Registers

The primary data register is the boundary scan register. For each IOB pin in the FPGA, bonded or not, it includes three bits for In, Out and 3-State Control. Non-IOB pins have appropriate partial bit population for In or Out only. PRO-GRAM, CCLK and DONE are not included in the boundary scan register. Each EXTEST CAPTURE-DR state captures all In, Out, and 3-state pins.

The data register also includes the following non-pin bits: TDO.T, and TDO.O, which are always bits 0 and 1 of the data register, respectively, and BSCANT.UPD, which is always the last bit of the data register. These three boundary scan bits are special-purpose Xilinx test signals.

The other standard data register is the single flip-flop BYPASS register. It synchronizes data being passed through the FPGA to the next downstream boundary scan device.

The FPGA provides two additional data registers that can be specified using the BSCAN macro. The FPGA provides two user pins (BSCAN.SEL1 and BSCAN.SEL2) which are the decodes of two user instructions. For these instructions, two corresponding pins (BSCAN.TDO1 and BSCAN.TDO2) allow user scan data to be shifted out on TDO. The data register clock (BSCAN.DRCK) is available for control of test logic which the user may wish to implement with CLBs. The NAND of TCK and RUN-TEST-IDLE is also provided (BSCAN.IDLE).

Instruction Set

The Spartan Series boundary scan instruction set also includes instructions to configure the device and read back the configuration data. The instruction set is coded as shown in Table 11.




Figure 19: Spartan Series Boundary Scan Logic



Bit Sequence

The bit sequence within each IOB is: In, Out, 3-State. The input-only pins contribute only the In bit to the boundary scan I/O data register, while the output-only pins contributes all three bits.

The first two bits in the I/O data register are TDO.T and TDO.O, which can be used for the capture of internal signals. The final bit is BSCANT.UPD, which can be used to drive an internal net. These locations are primarily used by Xilinx for internal testing.

From a cavity-up view of the chip (as shown in EPIC), starting in the upper right chip corner, the boundary scan dataregister bits are ordered as shown in Figure 20. The device-specific pinout tables for the Spartan Series include the boundary scan locations for each IOB pin.

BSDL (Boundary Scan Description Language) files for Spartan Series devices are available on the Xilinx FTP site.

Including Boundary Scan in a Design

If boundary scan is only to be used during configuration, no special schematic elements need be included in the schematic or HDL code. In this case, the special boundary scan pins TDI, TMS, TCK and TDO can be used for user functions after configuration.

To indicate that boundary scan remain enabled after configuration, place the BSCAN library symbol and connect the TDI, TMS, TCK and TDO pad symbols to the appropriate pins, as shown in Figure 21.

Even if the boundary scan symbol is used in a schematic, the input pins TMS, TCK, and TDI can still be used as inputs to be routed to internal logic. Care must be taken not to force the chip into an undesired boundary scan state by inadvertently applying boundary scan input patterns to these pins. The simplest way to prevent this is to keep TMS High, and then apply whatever signal is desired to TDI and TCK.

Inst	truct	ion	n Test TDO Source		I/O Data
12	11	10	Selected	TDO Source	Source
0	0	0	EXTEST	DR	DR
0	0	1	SAMPLE/ PRELOAD	DR	Pin/Logic
0	1	0	USER 1	BSCAN. TDO1	User Logic
0	1	1	USER 2	BSCAN. TDO2	User Logic
1	0	0	READBACK	Readback Data	Pin/Logic
1	0	1	CONFIGURE	DOUT	Disabled
1	1	0	Reserved	—	_
1	1	1	BYPASS	Bypass Register	—

Table 11: Boundary Scan Instructions




Figure 20: Boundary Scan Bit Sequence

Avoiding Inadvertent Boundary Scan

If TMS or TCK is used as user I/O, care must be taken to ensure that at least one of these pins is held constant during configuration. In some applications, a situation may occur where TMS or TCK is driven during configuration. This may cause the device to go into boundary scan mode and disrupt the configuration process.

To prevent activation of boundary scan during configuration, do either of the following:

- TMS: Tie High to put the Test Access Port controller in a benign RESET state
- TCK: Tie High or Low—do not toggle this clock input.

For more information regarding boundary scan, refer to the Xilinx Application Note, "*Boundary Scan in FPGA Devices*."




Figure 21: Boundary Scan Schematic Example

Configuration and Test

Configuration is the process of loading design-specific programming data into one or more FPGAs to define the functional operation of the internal blocks and their interconnections. This is somewhat like loading the command registers of a programmable peripheral chip. Spartan Series devices use several hundred bits of configuration data per CLB and its associated interconnects. Each configuration bit defines the state of a static memory cell that controls either a function look-up table bit, a multiplexer input, or an interconnect pass transistor. The Xilinx development system translates the design into a netlist file. It automatically partitions, places and routes the logic and generates the configuration data in PROM format.

Configuration Mode Control

Spartan Series devices have two configuration modes.

- MODE = 1 sets Slave Serial mode
- MODE = 0 sets Master Serial mode

The control pin (MODE) is sampled prior to starting configuration to determine the configuration mode. After configuration, this pin is unused. The MODE pin has a weak pullup resistor turned on during configuration. With MODE High, Slave Serial mode is selected, which is the most popular configuration mode used primarily for daisy-chained devices. Therefore, for the most common configuration mode, the MODE pin can be left unconnected. (Note, however, that the internal pull-up resistor value can be 20 k Ω to 100 k Ω .) If the Master Serial mode is desired, the MODE pin should be connected directly to GND, or through a pull-down resistor of 1 K Ω or less.

During configuration, some of the I/O pins are used temporarily for the configuration process. All pins used during configuration are shown in Table 12 on page 1-20.

Master Serial Mode

The Master serial mode uses an internal oscillator to generate a Configuration Clock (CCLK) for driving potential slave devices and the Xilinx serial-configuration PROM (SPROM). The CCLK speed is selectable as either 1 MHz (default) or 8 MHz. Configuration always starts at the default slow frequency, then can switch to the higher frequency during the first frame. Frequency tolerance is -50% to +25%.

In Master Serial mode, the CCLK output of the device drives a Xilinx SPROM that feeds the FPGA DIN input. Each rising edge of the CCLK output increments the Serial PROM internal address counter. The next data bit is put on the SPROM data output, connected to the FPGA DIN pin. The FPGA accepts this data on the subsequent rising CCLK edge.

CONFIGURA <mode< th=""><th></th><th></th></mode<>		
SLAVE SERIAL <high></high>	MASTER SERIAL <low></low>	USER OPERATION
MODE (I)	MODE (I)	MODE
HDC (HIGH)	HDC (HIGH)	I/O
LDC (LOW)	LDC (LOW)	I/O
INIT	ĪNIT	I/O
DONE	DONE	DONE
PROGRAM (I)	PROGRAM (I)	PROGRAM
CCLK (I)	CCLK (O)	CCLK (I)
DIN (I)	DIN (I)	I/O
DOUT	DOUT	SGCK4-I/O
TDI	TDI	TDI-I/O
TCK	ТСК	TCK-I/O
TMS	TMS	TMS-I/O
TDO	TDO	TDO-(O)
		ALL OTHERS

Notes 1. A shaded table cell represents the internal pull-up used before and during configuration.

2. (I) represents an input; (O) represents an output.

3. INIT is an open-drain output during configuration.


When used in a daisy-chain configuration the Master Serial FPGA is placed as the first device in the chain and is referred to as the lead FPGA. The lead FPGA presents the preamble data, and all data that overflows the lead device, on its DOUT pin. There is an internal pipeline delay of 1.5 CCLK periods, which means that DOUT changes on the falling CCLK edge, and the next FPGA in the daisy chain accepts data on the subsequent rising CCLK edge. See the timing diagram in Figure 22.

In the bitstream generation software, the user can specify Fast Configuration Rate, which, starting several bits into the first frame, increases the CCLK frequency by a factor of eight. For actual timing values please refer to the specification section. Be sure that the serial PROM and slaves are fast enough to support this data rate. Devices such as XC3000A and XC3100A do not support the Fast Configuration Rate option.

The SPROM CE input can be driven from either \overline{LDC} or DONE. Using \overline{LDC} avoids potential contention on the DIN pin, if this pin is configured as user-I/O, but \overline{LDC} is then restricted to be a permanently High user output after configuration. Using DONE can also avoid contention on DIN, provided the early DONE option is invoked.

Figure 23 shows a full master/slave system. The leftmost device is in Master Serial mode, all other devices in the chain are in Slave Serial mode.

Master Serial mode is selected by a Low on the MODE pin.



	Description	5	Symbol	Min	Max	Units
CCLK	DIN setup	1	T _{DSCK}	20		ns
COLK	DIN hold	2	T _{CKDS}	0		ns

Notes: 1. At power-up, Vcc must rise from 2.0 V to Vcc min in less than 25 ms, otherwise delay configuration by pulling PROGRAM Low until Vcc is valid.

2. Master Serial mode timing is based on testing in slave mode.

Figure 22: Master Serial Mode Programming Switching Characteristics

Slave Serial Mode

In Slave Serial mode, the FPGA receives serial configuration data on the rising edge of CCLK and, after loading its configuration, passes additional data out, resynchronized on the next falling edge of CCLK.

In this mode, an external signal drives the CCLK input of the FPGA (most often from a Master Serial device). The serial configuration bitstream must be available at the DIN input of the lead FPGA a short setup time before each rising CCLK edge.

The lead FPGA then presents the preamble data—and all data that overflows the lead device—on its DOUT pin. There is an internal delay of 0.5 CCLK periods, which means that DOUT changes on the falling CCLK edge, and the next FPGA in the daisy chain accepts data on the subsequent rising CCLK edge.

Figure 23 shows a full master/slave system. A Spartan Series device in Slave Serial mode should be connected as shown in the third device from the left.

Slave Serial mode is selected by a high on the MODE pin. Slave Serial is the default mode if the MODE pin is left unconnected, as it has a weak pull-up resistors during configuration.

Multiple slave devices with identical configurations can be wired with parallel DIN inputs. In this way, multiple devices can be configured simultaneously.

Serial Daisy Chain

Multiple devices with different configurations can be connected together in a "daisy chain," and a single combined bitstream used to configure the chain of slave devices.

To configure a daisy chain of devices, wire the CCLK pins of all devices in parallel, as shown in Figure 23 on page 1-22. Connect the DOUT of each device to the DIN of the next. The lead or master FPGA and following slaves each passes resynchronized configuration data coming from a single source. The header data, including the length count, is passed through and is captured by each FPGA when it recognizes the 0010 preamble. Following the length-count data, each FPGA outputs a High on DOUT until it has received its required number of data frames.

After an FPGA has received its configuration data, it passes on any additional frame start bits and configuration data on DOUT. When the total number of configuration clocks applied after memory initialization equals the value of the 24-bit length count, the FPGAs begin the start-up sequence and become operational together. FPGA I/O are normally released two CCLK cycles after the last configuration bit is received.

The daisy-chained bitstream is not simply a concatenation of the individual bitstreams. The PROM file formatter must be used to combine the bitstreams for a daisy-chained configuration.





Figure 23: Master/Slave Serial Mode Circuit Diagram



	Description		Symbol	Min	Max	Units
	DIN setup	1	T _{DCC}	20		ns
	DIN hold	2	T _{CCD}	0		ns
CCLK	DIN to DOUT	3	T _{CCO}		30	ns
COLK	High time	4	Тссн	45		ns
	Low time	5	T _{CCL}	45		ns
	Frequency		F _{CC}		10	MHz

Note: Configuration must be delayed until the INIT pins of all daisy-chained FPGAs are High.

Figure 24: Slave Serial Mode Programming Switching Characteristics

Setting CCLK Frequency

In Master mode, CCLK can be generated in either of two frequencies. In the default slow mode, the frequency ranges from 0.5 MHz to 1.25 MHz for Spartan Series devices. In fast CCLK mode, the frequency ranges from 4 MHz to 10 MHz for Spartan Series devices. The frequency is selected by an option when running the bitstream generation software. Slow mode is the default.

Data Stream Format

The data stream ("bitstream") format is identical for both configuration modes. The data stream format is shown in Table 13. Bit-serial data is read from left to right.

The configuration data stream begins with a string of eight ones, a preamble code, followed by a 24-bit length count and a separator field of ones. This header is followed by the actual configuration data in frames. The length and number of frames depends on the device type (see Table 14). Each frame begins with a start field and ends with an error check. A postamble code is required to signal the end of data for a single device. In all cases, additional start-up bytes of data are required to provide four clocks for the startup sequence at the end of configuration. Long daisy chains require additional startup bytes to shift the last data through the chain. All startup bytes are don't-cares; these bytes are not included in bitstreams created by the Xilinx software.

Table 13: Span	rtan Series Data	Stream Formats
----------------	------------------	----------------

Data Type	
Fill Byte	11111111b
Preamble Code	0010b
Length Count	COUNT(23:0)
Fill Bits	1111b
Start Field	0b
Data Frame	DATA(n-1:0)
CRC or Constant	xxxx (CRC)
Field Check	or 0110b
Extend Write Cycle	—
Postamble	01111111b
Start-Up Bytes	xxh

LEGEND:

Unshaded	Once per bitstream
Light	Once per data frame
Dark	Once per device

A selection of CRC or non-CRC error checking is allowed by the bitstream generation software. The non-CRC error checking tests for a designated end-of-frame field for each frame. For CRC error checking, the software calculates a running CRC and inserts a unique four-bit partial check at the end of each frame. The 11-bit CRC check of the last frame of an FPGA includes the last seven data bits.

Detection of an error results in the suspension of data loading and the pulling down of the $\overline{\text{INIT}}$ pin. In Master serial mode, CCLK and address signals continue to operate externally. The user must detect $\overline{\text{INIT}}$ and initialize a new configuration by pulsing the PROGRAM pin Low or cycling Vcc.

Cyclic Redundancy Check (CRC) for Configuration and Readback

The Cyclic Redundancy Check is a method of error detection in data transmission applications. Generally, the transmitting system performs a calculation on the serial bitstream. The result of this calculation is tagged onto the data stream as additional check bits. The receiving system performs an identical calculation on the bitstream and compares the result with the received checksum.

Each data frame of the configuration bitstream has four error bits at the end, as shown in Table 13. If a frame data error is detected during the loading of the FPGA, the configuration process with a potentially corrupted bitstream is terminated. The FPGA pulls the INIT pin Low and goes into a Wait state.

Device	XC	S05	XC	S10	XC	S20	XC	S30	XCS40	
Max System Gates	5,0	000	10,	000	20,	000	30,	000	40,	000
CLBs	1	00	196		400		576		78	34
(Row x Col.)	(10)	x 10)	(14 :	x 14)	(20 x 20) (24 x 24)		(28 x 28)			
IOBs	8	0	1.	12	16	60	192		224	
Part Number	XCS05	XCS05XL	XCS10	XCS10XL	XCS20	XCS20XL	XCS30	XCS30XL	XCS40	XCS40XL
Supply Voltage	5 V	3.3 V	5 V	3.3 V	5 V	3.3 V	5 V	3.3 V	5 V	3.3 V
Bits per Frame	126	127	166	167	226	227	266	267	306	307
Frames	428	429	572	573	788	789	932	933	1,076	1,077
Program Data	53,936	54,491	94,960	95,699	178,096	179,111	247,920	249,119	329,264	330,647
PROM Size (bits)	53,984	54,544	95,008	95,752	178,144	179,160	247,968	249,168	329,312	330,696

Table 14: Spartan Program Data

Notes: 1. Bits per Frame = (10 x number of rows) + 7 for the top + 13 for the bottom + 1 + 1 start bit + 4 error check bits (+ 1 for SpartanXL device)

Number of Frames = $(36 \times number of columns) + 26$ for the left edge + 41 for the right edge + 1 (+ 1 for SpartanXL device) Program Data = (Bits per Frame x Number of Frames) + 8 postamble bits DDOM Offer = Determine Data = (0 (here dev) + 0 (

PROM Size = Program Data + 40 (header) + 8, rounded up to the nearest byte

The user can add more "one" bits as leading dummy bits in the header, or, if CRC = off, as trailing dummy bits at the end of any frame, following the four error check bits. However, the Length Count value **must** be adjusted for all such extra "one" bits, even for extra leading ones at the beginning of the header. During Readback, 11 bits of the 16-bit checksum are added to the end of the Readback data stream. The checksum is computed using the CRC-16 CCITT polynomial, as shown in Figure 25. The checksum consists of the 11 most significant bits of the 16-bit code. A change in the checksum indicates a change in the Readback bitstream. A comparison to a previous checksum is meaningful only if the readback data is independent of the current device state. CLB outputs should not be included (Readback Capture option not used), and if RAM is present, the RAM content must be unchanged.

Statistically, one error out of 2048 might go undetected.

Configuration Sequence

There are four major steps in the Spartan Series power-up configuration sequence.

- Configuration Memory Clear
- Initialization
- Configuration
- Start-Up

The full process is illustrated in Figure 26.

Configuration Memory Clear

When power is first applied or is reapplied to an FPGA, an internal circuit forces initialization of the configuration logic. When Vcc reaches an operational level, and the circuit passes the write and read test of a sample pair of configuration bits, a time delay is started. This time delay is nominally 16 ms. The delay is four times as long when in Master Serial Mode (MODE is Low), to allow ample time for all slaves to reach a stable Vcc. When all INIT pins are tied together, as recommended, the longest delay takes precedence. Therefore, devices with different time delays can easily be mixed and matched in a daisy chain.

This delay is applied only on power-up. It is not applied when reconfiguring an FPGA by pulsing the PROGRAM pin




Figure 25: Circuit for Generating CRC-16




Figure 26: Power-up Configuration Sequence

Low. During this time delay, or as long as the PROGRAM input is asserted, the configuration logic is held in a Configuration Memory Clear state. The configuration-memory frames are consecutively initialized, using the internal oscillator.

At the end of each complete pass through the frame addressing, the power-on time-out delay circuitry and the level of the $\overrightarrow{PROGRAM}$ pin are tested. If neither is asserted, the logic initiates one additional clearing of the configuration frames and then tests the \overrightarrow{INIT} input.

Initialization

During initialization and configuration, user pins HDC, $\overline{\text{LDC}}$, $\overline{\text{INIT}}$ and DONE provide status outputs for the system interface. The outputs $\overline{\text{LDC}}$, $\overline{\text{INIT}}$ and DONE are held Low and HDC is held High starting at the initial application of power.

The open drain INIT pin is released after the final initialization pass through the frame addresses. There is a deliberate delay before a Master-mode device recognizes an inactive INIT. Two internal clocks after the INIT pin is recognized as High, the device samples the MODE pin to determine the configuration mode. The appropriate interface lines become active and the configuration preamble and data can be loaded.

Configuration

The 0010 preamble code indicates that the following 24 bits represent the length count. The length count is the total number of configuration clocks needed to load the complete configuration data. (Four additional configuration clocks are required to complete the configuration process, as discussed below.) After the preamble and the length count have been passed through to any device in the daisy chain, its DOUT is held High to prevent frame start bits from reaching any daisy-chained devices.

A specific configuration bit, early in the first frame of a master device, controls the configuration-clock rate and can increase it by a factor of eight. Therefore, if a fast configuration clock is selected by the bitstream, the slower clock rate is used until this configuration bit is detected.

Each frame has a start field followed by the frame-configuration data bits and a frame error field. If a frame data error is detected, the FPGA halts loading, and signals the error by pulling the open-drain INIT pin Low. After all configuration frames have been loaded into an FPGA, DOUT again follows the input data so that the remaining data is passed on to the next device.

Delaying Configuration After Power-Up

There are two methods of delaying configuration after power-up: put a logic Low on the PROGRAM input, or pull the bidirectional INIT pin Low, using an open-collector (open-drain) driver. (See Figure 26 on page 1-24.) A Low on the PROGRAM input is the more radical approach, and is recommended when the power-supply rise time is excessive or poorly defined. As long as PRO-GRAM is Low, the FPGA keeps clearing its configuration memory. When PROGRAM goes High, the configuration memory is cleared one more time, followed by the beginning of configuration, provided the INIT input is not externally held Low. Note that a Low on the PROGRAM input automatically forces a Low on the INIT output. The Spartan Series PROGRAM pin has a permanent weak pull-up.

Using an open-collector or open-drain driver to hold $\overline{\rm INIT}$ Low before the beginning of configuration causes the FPGA to wait after completing the configuration memory clear operation. When $\overline{\rm INIT}$ is no longer held Low externally, the device determines its configuration mode by capturing the state of the MODE pin, and is ready to start the configuration process. A master device waits up to an additional 300 μs to make sure that any slaves in the optional daisy chain have seen that $\overline{\rm INIT}$ is High.

Configuration Through the Boundary Scan Pins

Spartan Series devices can be configured through the boundary scan pins. The basic procedure is as follows:

- Power up the FPGA with INIT held Low (or drive the PROGRAM pin Low for more than 300 ns followed by a High while holding INIT Low). Holding INIT Low allows enough time to issue the CONFIG command to the FPGA. The pin can be used as I/O after configuration if a resistor is used to hold INIT Low.
- Issue the CONFIG command to the TMS input
- Wait for INIT to go High
- Sequence the boundary scan Test Access Port to the SHIFT-DR state
- Toggle TCK to clock data into TDI pin.

The user must account for all TCK clock cycles after INIT goes High, as all of these cycles affect the Length Count compare.

For more detailed information, refer to the Xilinx application note, "*Boundary Scan in FPGA Devices*." This application note applies to Spartan and SpartanXL devices.

Readback

The user can read back the content of configuration memory and the level of certain internal nodes without interfering with the normal operation of the device.

Readback not only reports the downloaded configuration bits, but can also include the present state of the device, represented by the content of all flip-flops and latches in CLBs and IOBs, as well as the content of function generators used as RAMs.

Spartan Series Readback does not use any dedicated pins, but uses four internal nets (RDBK.TRIG, RDBK.DATA,




Figure 27: Readback Schematic Example

RDBK.RIP and RDBK.CLK) that can be routed to any IOB. To access the internal Readback signals, place the READ-BACK library symbol and attach the appropriate pad symbols, as shown in Figure 27.

After Readback has been initiated by a Low-to-High transition on RDBK.TRIG, the RDBK.RIP (Read In Progress) output goes High on the next rising edge of RDBK.CLK. Subsequent rising edges of this clock shift out Readback data on the RDBK.DATA net.

Readback data does not include the preamble, but starts with five dummy bits (all High) followed by the Start bit (Low) of the first frame. The first two data bits of the first frame are always High.

Each frame ends with four error check bits. They are read back as High. The last seven bits of the last frame are also read back as High. An additional Start bit (Low) and an 11-bit Cyclic Redundancy Check (CRC) signature follow, before RDBK.RIP returns Low.

Readback Options

Readback options are: Readback Capture, Readback Abort, and Clock Select. They are set with the bitstream generation software.

Readback Capture

When the Readback Capture option is selected, the readback data stream includes sampled values of CLB and IOB signals. The rising edge of RDBK.TRIG latches the inverted values of the four CLB outputs, the IOB output flipflops and the input signals I1 and I2. Note that while the bits describing configuration (interconnect, function generators, and RAM content) are *not* inverted, the CLB and IOB output signals *are* inverted. RDBK.TRIG is located in the lower-left corner of the device.

When the Readback Capture option is not selected, the values of the capture bits reflect the configuration data originally written to those memory locations. If the RAM capability of the CLBs is used, RAM data are available in readback, since they directly overwrite the F and G function-table configuration of the CLB.

Readback Abort

When the Readback Abort option is selected, a High-to-Low transition on RDBK.TRIG terminates the readback operation and prepares the logic to accept another trigger. After an aborted readback, additional clocks (up to one readback clock per configuration frame) may be required to re-initialize the control logic. The status of readback is indicated by the output control net RDBK.RIP. RDBK.RIP is High whenever a readback is in progress.

Clock Select

CCLK is the default clock. However, the user can insert another clock on RDBK.CLK. Readback control and data are clocked on rising edges of RDBK.CLK. If readback must be inhibited for security reasons, the readback control nets are simply not connected. RDBK.CLK is located in the lower right chip corner.

Violating the Maximum High and Low Time Specification for the Readback Clock

The readback clock has a maximum High and Low time specification. In some cases, this specification cannot be met. For example, if a processor is controlling readback, an interrupt may force it to stop in the middle of a readback. This necessitates stopping the clock, and thus violating the specification.

The specification is mandatory only on clocking data at the end of a frame prior to the next start bit. The transfer mechanism will load the data to a shift register during the last six clock cycles of the frame, prior to the start bit of the following frame. This loading process is dynamic, and is the source of the maximum High and Low time requirements.

Therefore, the specification only applies to the six clock cycles prior to and including any start bit, including the clocks before the first start bit in the readback data stream. At other times, the frame data is already in the register and the register is not dynamic. Thus, it can be shifted out just like a regular shift register.

The user must precisely calculate the location of the readback data relative to the frame. The system must keep track of the position within a data frame, and disable interrupts before frame boundaries. Frame lengths and data formats are listed in Table 13 and Table 14.


Readback with the XChecker Cable

The XChecker Universal Download/Readback Cable and Logic Probe uses the readback feature for bitstream verification. It can also display selected internal signals on the computer screen, acting as a low-cost in-circuit emulator.

Spartan Program Readback Switching Characteristic Guidelines

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are not measured directly. They are derived from benchmark timing patterns that are taken at device introduction, prior to any process improvements.

The following guidelines reflect worst-case values over the recommended operating conditions.



Spartan and SpartanXL Readback

	Description	Symbol		Min	Max	Units
rdbk.TRIG	rdbk.TRIG setup to initiate and abort Readback	1	T _{RTRC}	200	-	ns
	rdbk.TRIG hold to initiate and abort Readback	2	T _{RCRT}	50	-	ns
rdclk.1	rdbk.DATA delay	7	T _{RCRD}	-	250	ns
	rdbk.RIP delay	6	T _{RCRR}	-	250	ns
	High time	5	T _{RCH}	250	500	ns
	Low time	4	T _{RCL}	250	500	ns

Note 1: Timing parameters apply to all speed grades.

Note 2: If rdbk.TRIG is High prior to Finished, Finished will trigger the first Readback.

Spartan Detailed Specifications

Definition of Terms

In the following tables, some specifications may be designated as Advance or Preliminary. These terms are defined as follows:

Advance: Initial estimates based on simulation and/or extrapolation from other speed grades, devices, or families. Values are subject to change. Use as estimates, not for production.

Preliminary: Based on preliminary characterization. Further changes are not expected.

Unmarked: Specifications not identified as either Advance or Preliminary are to be considered Final.

Notwithstanding the definition of the above terms, all specifications are subject to change without notice.

Except for pin-to-pin input and output parameters, the a.c. parameter delay specifications included in this document are derived from measuring internal test patterns. All specifications are representative of worst- case supply voltage and junction temperature conditions. The parameters included are common to popular designs and typical applications.

Spartan Absolute Maximum Ratings

Symbol	Description	Value	Units		
V _{CC}	Supply voltage relative to GND	-0.5 to +7.0	V		
V _{IN}	Input voltage relative to GND (Note 1)	-0.5 to V _{CC} +0.5	V		
V _{TS}	Voltage applied to 3-state output (Note 1)	-0.5 to V _{CC} +0.5	V		
T _{STG}	Storage temperature (ambient)	Storage temperature (ambient)			
T _{SOL}	Maximum soldering temperature (10 s @ 1/16 in. = 1	ng temperature (10 s @ 1/16 in. = 1.5 mm)			
Т _Ј	Junction temperature	Plastic packages	+125	°C	

Note 1: Maximum DC overshoot or undershoot above V_{cc} or below GND must be limited to either 0.5 V or 10 mA, whichever is easier to achieve. During transitions, the device pins may undershoot to -2.0 V or overshoot to + 7.0 V, provided this over- or undershoot lasts less than 10 ns and with the forcing current being limited to 200 mA.

Note 2: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.

Spartan Recommended Operating Conditions

Symbol	Description		Min	Max	Units
V _{CC}	Supply voltage relative to GND, $T_J = 0^{\circ}C$ to +85°C	Commercial	4.75	5.25	V
	Supply voltage relative to GND, $T_J = -40^{\circ}C$ to $+100^{\circ}C$	Industrial	4.5	5.5	V
V _{IH}	High-level input voltage	TTL inputs	2.0	V _{CC}	V
		CMOS inputs	70%	100%	V _{CC}
V _{IL}	Low-level input voltage	TTL inputs	0	0.8	V
		CMOS inputs	0	20%	V _{CC}
T _{IN}	Input signal transition time			250	ns

Note 1: At junction temperatures above those listed as Recommended Operating Conditions, all delay parameters increase by 0.35% per °C.

Note 2: Input and output Measurement thresholds are: 1.5 V for TTL and 2.5 V for CMOS.

Spartan DC Characteristics Over Operating Conditions

Symbol	Description		Min	Max	Units
V _{OH}	High-level output voltage @ I _{OH} = -4.0mA, V _{CC} min	TTL outputs	2.4		V
	High-level output voltage @ I _{OH} = -1.0mA, V _{CC} min	CMOS outputs	V _{CC} -0.5		V
V _{OL}	Low-level output voltage @ I _{OL} = 12.0mA, V _{CC} min	TTL outputs		0.4	V
	(Note 1)	CMOS outputs		0.4	V
I _{CCO}	Quiescent FPGA supply current (Note 2)	Commercial		3.0	mA
		Industrial		6.0	mA
۱	Input or output leakage current		-10	+10	μΑ
C _{IN}	Input capacitance (sample tested)			10	pF
I _{RPU}	Pad pull-up (when selected) @ V _{IN} = 0V (sample teste	ed)	0.02	0.25	mA
I _{RPD}	Pad pull-down (when selected) @ V _{IN} = 5V (sample te	ested)	0.02		mA

Note 1: With 50% of the outputs simultaneously sinking 12mA, up to a maximum of 64 pins.

Note 2: With no output current loads, no active input pull-up resistors, all package pins at Vcc or GND, and the FPGA configured with a Tie option.

Spartan Global Buffer Switching Characteristic Guidelines

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

When fewer vertical clock lines are connected, the clock distribution is faster; when multiple clock lines per column are driven from the same global clock, the delay is longer. For more specific, more precise, and worst-case guaranteed data, reflecting the actual routing structure, use the values provided by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature).

		Speed Grade	-3	-4	Units
Description	Symbol	Device	Max	Max	Units
From pad through Primary buffer, to any clock K	T _{PG}	XCS05	4.0	2.0	ns
		XCS10	4.3	2.4	ns
		XCS20	5.4	2.8	ns
		XCS30	5.8	3.2	ns
		XCS40	6.4	3.5	ns
From pad through Secondary buffer, to any clock K	T _{SG}	XCS05	4.4	2.5	ns
		XCS10	4.7	2.9	ns
		XCS20	5.8	3.3	ns
		XCS30	6.2	3.6	ns
		XCS40	6.7	3.9	ns
			Preliminary		

Spartan CLB Switching Characteristic Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all Spartan devices and expressed in nanoseconds unless otherwise noted.

Spe	ed Grade	-	3	-	4	Units
Description	Symbol	Min	Max	Min	Max	Units
Clocks			•	I		
Clock High time	Т _{СН}	4.0		3.0		ns
Clock Low time	T _{CL}	4.0		3.0		ns
Combinatorial Delays				1		
F/G inputs to X/Y outputs	T _{ILO}		1.6		1.2	ns
F/G inputs via H to X/Y outputs	T _{IHO}		2.7		2.0	ns
C inputs via H1 via H to X/Y outputs	T _{HH10}		2.2		1.7	ns
CLB Fast Carry Logic			•			
Operand inputs (F1, F2, G1, G4) to C _{OUT}	T _{OPCY}		2.1		1.7	ns
Add/Subtract input (F3) to C _{OUT}	TASCY		3.7		2.8	ns
Initialization inputs (F1, F3) to C _{OUT}	TINCY		1.4		1.2	ns
C _{IN} through function generators to X/Y outputs	T _{SUM}		2.6		2.0	ns
C _{IN} to C _{OUT} , bypass function generators	T _{BYP}		0.6		0.5	ns
Sequential Delays			•			
Clock K to Flip-Flop outputs Q	Тско		2.8		2.1	ns
Setup Time before Clock K						
F/G inputs	T _{ICK}	2.4		1.8		ns
F/G inputs via H	TIHCK	3.9		2.9		ns
C inputs via H1 through H	T _{HH1CK}	3.3		2.3		ns
C inputs via DIN	T _{DICK}	2.0		1.3		ns
C inputs via EC	T _{ECCK}	2.6		2.0		ns
C inputs via S/R, going Low (inactive)	T _{RCK}	4.0		2.5		ns
Hold Time after Clock K						
All Hold times, all devices		0.0		0.0		ns
Set/Reset Direct						
Width (High)	T _{RPW}	4.0		3.0		ns
Delay from C inputs via S/R, going High to Q	T _{RIO}		4.0		3.0	ns
Global Set/Reset						
Minimum GSR Pulse Width	T _{MRW}	13.5		11.5		ns
Delay from GSR input to any Q	T _{MRQ}	See pag	<mark>e 1-35</mark> for T _F	RRI values pe	er device.	
Toggle Frequency (MHz)	F _{TOG}		125		166	MHz
(for export control purposes)						
			Prelin	ninary		

Spartan CLB RAM Synchronous (Edge-Triggered) Write Operation Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all Spartan devices and are expressed in nanoseconds unless otherwise noted.

Single Port PAM	Spee	ed Grade	-	3	-	-4	Units
Single Port RAM	Size	Symbol	Min	Max	Min	Max	Units
Write Operation		•					
Address write cycle time (clock K period)	16x2 32x1	T _{WCS} T _{WCTS}	11.6 11.6		8.0 8.0		ns ns
Clock K pulse width (active edge)	16x2 32x1	T _{WPS} T _{WPTS}	5.8 5.8		4.0 4.0		ns ns
Address setup time before clock K	16x2 32x1	T _{ASS} T _{ASTS}	2.0 2.0		1.5 1.5		ns ns
Address hold time after clock K	16x2 32x1	T _{AHS} T _{AHTS}	0.0 0.0		0.0 0.0		ns ns
DIN setup time before clock K	16x2 32x1	T _{DSS} T _{DSTS}	2.7 1.7		1.5 1.5		ns ns
DIN hold time after clock K	16x2 32x1	T _{DHS} T _{DHTS}	0.0 0.0		0.0 0.0		ns ns
WE setup time before clock K	16x2 32x1	T _{WSS} T _{WSTS}	1.6 1.6		1.5 1.5		ns ns
WE hold time after clock K	16x2 32x1	T _{WHS} T _{WHTS}	0.0 0.0		0.0 0.0		ns ns
Data valid after clock K	16x2 32x1	T _{WOS} T _{WOTS}		7.9 9.3		6.5 7.0	ns ns
Read Operation					•		
Address read cycle time	16x2 32x1	T _{RC} T _{RCT}	2.6 3.8		2.6 3.8		ns ns
Data Valid after address change (no Write Enable)	16x2 32x1	T _{ILO} T _{IHO}		1.6 2.7		1.2 2.0	ns ns
Address setup time before clock K	16x2 32x1	T _{ICK} T _{IHCK}	2.4 3.9		1.8 2.9		ns ns
Note: Timing for 16 x 1 RAM option is identical to 1	6 x 2 RAM ti	ming.		Prelin	ninary		


Spartan CLB RAM Synchronous (Edge-Triggered) Write Operation Guidelines (continued)

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all Spartan devices and are expressed in nanoseconds unless otherwise noted.

Dual Port RAM	Spee	Speed Grade		-3		-4	
	Size	Symbol	Min	Max	Min	Max	Units
Write Operation							
Address write cycle time (clock K period)	16x1	T _{WCDS}	11.6		8.0		ns
Clock K pulse width (active edge)	16x1	T _{WPDS}	5.8		4.0		ns
Address setup time before clock K	16x1	T _{ASDS}	2.1		1.5		ns
Address hold time after clock K	16x1	T _{AHDS}	0.0		0.0		ns
DIN setup time before clock K	16x1	T _{DSDS}	1.6		1.5		ns
DIN hold time after clock K	16x1	T _{DHDS}	0.0		0.0		ns
WE setup time before clock K	16x1	T _{WSDS}	1.6		1.5		ns
WE hold time after clock K	16x1	T _{WHDS}	0.0		0.0		ns
Data valid after clock K	16x1	T _{WODS}		7.0		6.5	ns
	•		Preliminary				

Note 1: Read Operation Timing for 16x1 dual-port RAM option is identical to 16x2 single-port RAM timing.

Spartan CLB RAM Synchronous (Edge-Triggered) Write Timing



Single Port

Dual Port

Spartan Pin-to-Pin Output Parameter Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Pin-to-pin timing parameters are derived from measuring external and internal test patterns and are guaranteed over worst-case operating conditions (supply voltage and junction temperature). Listed below are representative values for typical pin locations and normal clock loading. For more specific, more precise, and worst-case guaranteed data, reflecting the actual routing structure, use the values provided by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report.

Spartan Output Flip-Flop, Clock-to-Out

		Speed Grade	-3	-4	Lin:to
Description	Symbol	Device	Max	Max	Units
Global Primary Clock to TTL Output using OFF					
Fast	T _{ICKOF}	XCS05	8.7	5.3	ns
		XCS10	9.1	5.7	ns
		XCS20	9.3	6.1	ns
		XCS30	9.4	6.5	ns
		XCS40	10.2	6.8	ns
Slew-rate limited	Т _{ІСКО}	XCS05	11.5	9.0	ns
		XCS10	12.0	9.4	ns
		XCS20	12.2	9.8	ns
		XCS30	12.8	10.2	ns
		XCS40	12.8	10.5	ns
Global Secondary Clock to TTL Output using OFF				•	
Fast	TICKSOF	XCS05	9.2	5.8	ns
		XCS10	9.6	6.2	ns
		XCS20	9.8	6.6	ns
		XCS30	9.9	7.0	ns
		XCS40	10.7	7.3	ns
Slew-rate limited	T _{ICKSO}	XCS05	12.0	9.5	ns
		XCS10	12.5	9.9	ns
		XCS20	12.7	10.3	ns
		XCS30	13.2	10.7	ns
		XCS40	14.3	11.0	ns
Delay Adder for CMOS Outputs Option					
Fast	T _{CMOSOF}	All devices	1.0	0.8	ns
Slew-rate Limited	T _{CMOSO}	All devices	2.0	1.5	ns
OFF = Output Flip-Flop			Prelin	ninary	

Note 1: Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

Note 2: Output timing is measured at ~50% V_{CC} threshold with 50 pF external capacitive load. For different loads, see Figure 28.

Capacitive Load Factor

Figure 28 shows the relationship between I/O output delay and load capacitance. It allows a user to adjust the specified output delay if the load capacitance is different than 50 pF. For example, if the actual load capacitance is 120 pF, add 2.5 ns to the specified delay. If the load capacitance is 20 pF, subtract 0.8 ns from the specified output delay. Figure 28 is usable over the specified operating conditions of voltage and temperature and is independent of the output slew rate control.




Figure 28: Delay Factor at Various Capacitive Loads

Spartan Pin-to-Pin Input Parameter Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Pin-to-pin timing parameters are derived from measuring external and internal test patterns and are guaranteed over worst-case operating conditions (supply voltage and junction temperature). Listed below are representative values for typical pin locations and normal clock loading.

Spartan Primary and Secondary Setup and Hold

	Speed G			-4	Units
Description	Symbol	Device	Min	Min	Units
Input Setup/Hold Times Using Primary Clock and IFF					
No Delay	T _{PSUF} /T _{PHF}	XCS05	1.8 / 2.5	1.2 / 1.7	ns
		XCS10	1.5 / 3.4	1.0 / 2.3	ns
		XCS20	1.2 / 4.0	0.8 / 2.7	ns
		XCS30	0.9/4.5	0.6 / 3.0	ns
		XCS40	0.6 / 5.2	0.4 / 3.5	ns
With Delay	T _{PSU} /T _{PH}	XCS05	6.0 / 0.0	4.3 / 0.0	ns
		XCS10	6.0 / 0.0	4.3 / 0.0	ns
		XCS20	6.0 / 0.0	4.3 / 0.0	ns
		XCS30	6.0 / 0.0	4.3 / 0.0	ns
		XCS40	6.8 / 0.0	5.3 / 0.0	ns
Input Setup/Hold Times Using Secondary Clock and IFF				•	
No Delay	T _{SSUF} /T _{SHF}	XCS05	1.5 / 3.0	0.9 / 2.2	ns
		XCS10	1.2/3.9	0.7 / 2.8	ns
		XCS20	0.9/4.5	0.5 / 3.2	ns
		XCS30	0.6 / 5.0	0.3 / 3.5	ns
		XCS40	0.3 / 5.7	0.1 / 4.0	ns
With Delay	T _{SSU} /T _{SH}	XCS05	5.7 / 0.0	4.0 / 0.0	ns
		XCS10	5.7 / 0.0	4.0 / 0.0	ns
		XCS20	5.7 / 0.5	4.0 / 0.5	ns
		XCS30	5.7 / 0.5	4.0 / 0.5	ns
		XCS40	6.5 / 0.0	5.0 / 0.0	ns
IFF = Input Flip-Flop or Latch	,	•	Prelin	inary	

Note 1: Setup time is measured with the fastest route and the lightest load. Hold time is measured using the furthest distance and a reference load of one clock pin per IOB/CLB.

Spartan IOB Input Switching Characteristic Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature).

	S	peed Grade	-	3	-	4	Units
Description	Symbol	Device	Min	Max	Min	Max	Units
Setup Times - TTL Inputs (Note 1)		•		•	•		
Clock Enable (EC) to Clock (IK), no delay	T _{ECIK}	All devices	2.1		1.6		ns
Pad to Clock (IK), no delay	T _{PICK}	All devices	2.0		1.5		ns
Hold Times							
Clock Enable (EC) to Clock (IK), no delay	T _{IKEC}	All devices	0.9		0.0		ns
All Other Hold Times		All devices	0.0		0.0		ns
Propagation Delays - TTL Inputs (Note 1)				•		•	
Pad to I1, I2	T _{PID}	All devices		2.0		1.5	ns
Pad to I1, I2 via transparent input latch, no delay	T _{PLI}	All devices		3.6		2.8	ns
Clock (IK) to I1, I2 (flip-flop)	T _{IKRI}	All devices		2.8		2.7	ns
Clock (IK) to I1, I2 (latch enable, active Low)	T _{IKLI}	All devices		3.9		3.2	ns
Delay Adder for Input with Delay Option		•		•	•		
T _{ECIKD} = T _{ECIK} + T _{Delay}	T _{Delay}	XCS05	4.0		3.6		ns
$T_{PICKD} = T_{PICK} + T_{Delay}$		XCS10	4.1		3.7		ns
$T_{PDLI} = T_{PLI} + T_{Delay}$		XCS20	4.2		3.8		ns
		XCS30	5.0		4.5		ns
		XCS40	5.5		5.5		ns
Global Set/Reset							
Minimum GSR Pulse Width	T _{MRW}	All devices	13.5		11.5		ns
Delay from GSR input to any Q	T _{RRI}	XCS05	11.3		9.0		ns
		XCS10	11.9		9.5		ns
		XCS20	12.5		10.0		ns
		XCS30	13.1		10.5		ns
		XCS40	13.8		11.0		ns
				Prelin	hinary		

Note 1: Delay adder for CMOS Inputs option: for -3 speed grade, add 0.4 ns; for -4 speed grade, add 0.2 ns.

Note 2: Input pad setup and hold times are specified with respect to the internal clock (IK). For setup and hold times with respect to the clock input, see the pin-to-pin parameters in the Pin-to-Pin Input Parameters table.

Note 3: Voltage levels of unused pads, bonded or unbonded, must be valid logic levels. Each can be configured with the internal pull-up (default) or pull-down resistor, or configured as a driven output, or can be driven from an external source.

Spartan IOB Output Switching Characteristic Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These path delays, provided as a guideline, have been extracted from the static timing analyzer report. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values are expressed in nanoseconds unless otherwise noted.

			-3		-4		Units
Description	Symbol	Device	Min	Max	Min	Max	Units
Clocks							
Clock High	Т _{СН}	All devices	4.0		3.0		ns
Clock Low	T _{CL}	All devices	4.0		3.0		ns
Propagation Delays - TTL Outputs (Notes 1, 2)				•			
Clock (OK) to Pad, fast	T _{OKPOF}	All devices		4.5		3.3	ns
Clock (OK to Pad, slew-rate limited	T _{OKPOS}	All devices		7.0		6.9	ns
Output (O) to Pad, fast	T _{OPF}	All devices		4.8		3.6	ns
Output (O) to Pad, slew-rate limited	T _{OPS}	All devices		7.3		7.2	ns
3-state to Pad hi-Z (slew-rate independent)	T _{TSHZ}	All devices		3.8		3.0	ns
3-state to Pad active and valid, fast	T _{TSONF}	All devices		7.3		6.0	ns
3-state to Pad active and valid, slew-rate limited	T _{TSONS}	All devices		9.8		9.6	ns
Setup and Hold Times							
Output (O) to clock (OK) setup time	тоок	All devices	3.8		2.5		ns
Output (O) to clock (OK) hold time	Токо	All devices	0.0		0.0		ns
Clock Enable (EC) to clock (OK) setup time	T _{ECOK}	All devices	2.7		2.0		ns
Clock Enable (EC) to clock (OK) hold time	TOKEC	All devices	0.5		0.0		ns
Global Set/Reset							
Minimum GSR pulse width	T _{MRW}	All devices	13.5		11.5		ns
Delay from GSR input to any Pad	T _{RPO}	XCS05	15.0		12.0		ns
· · · ·		XCS10	15.7		12.5		ns
		XCS20	16.2		13.0		ns
		XCS30	16.9		13.5		ns
		XCS40	17.5		14.0		ns
		•		Prelin	ninary		

Note 1: Delay adder for CMOS Outputs option (with fast slew rate option): for -3 speed grade, add 1.0 ns; for -4 speed grade, add 0.8 ns.

Note 2: Delay adder for CMOS Outputs option (with slow slew rate option): for -3 speed grade, add 2.0 ns; for -4 speed grade, add 1.5 ns. Note 3: Output timing is measured at ~50% V_{CC} threshold, with 50 pF external capacitive loads including test fixture. Slew-rate limited output rise/fall times are approximately two times longer than fast output rise/fall times.

Note 4: Voltage levels of unused pads, bonded or unbonded, must be valid logic levels. Each can be configured with the internal pull-up (default) or pull-down resistor, or configured as a driven output, or can be driven from an external source.

SpartanXL Detailed Specifications

Definition of Terms

In the following tables, some specifications may be designated as Advance or Preliminary. These terms are defined as follows:

Advance: Initial estimates based on simulation and/or extrapolation from other speed grades, devices, or device families. Values are subject to change. Use as estimates, not for production.

Preliminary: Based on preliminary characterization. Further changes are not expected.

Unmarked: Specifications not identified as either Advance or Preliminary are to be considered Final.

Notwithstanding the definition of the above terms, all specifications are subject to change without notice.

SpartanXL Absolute Maximum Ratings

Symbol	Description	Value	Units			
V _{CC}	Supply voltage relative to GND	-0.5 to 4.0	V			
V _{IN}	Input voltage relative to GND (Note 1)	-0.5 to 5.5	V			
V _{TS}	Voltage applied to 3-state output (Note 1)	-0.5 to 5.5	V			
V _{CCt}	Longest Supply Voltage Rise Time from 1V to 3V	50	ms			
T _{STG}	Storage temperature (ambient)		-65 to +150	°C		
T _{SOL}	Maximum soldering temperature (10 s @ 1/16 in. = 1	+260	°C			
TJ	Junction temperature	ction temperature Plastic packages				

Notes: 1. Maximum DC undershoot below GND must be limited to either 0.5 V or 10 mA, whichever is easier to achieve. During transitions, the device pins may undershoot to -2.0 V or overshoot to + 7.0 V, provided this over- or undershoot lasts less than 10 ns and with the forcing current being limited to 200 mA.

 Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.

SpartanXL Recommended Operating Conditions

Symbol	Description	Min	Max	Units	
	Supply voltage relative to GND, $T_J = 0^{\circ}C$ to +85°C	3.0	3.6	V	
V _{CC}	Supply voltage relative to GND, $T_J = -40^{\circ}C$ to +100°C	Industrial	3.0	3.6	V
V _{IH}	High-level input voltage		50% of V _{CC}	5.5	V
V _{IL}	Low-level input voltage		0	30% of V_{CC}	V
T _{IN}	Input signal transition time			250	ns

Notes: At junction temperatures above those listed as Operating Conditions, all delay parameters increase by 0.35% per °C. Input and output measurement threshold is ~50% of V_{CC}.

SpartanXL DC Characteristics Over Operating Conditions

Symbol	Description	Min	Max	Units
V	High-level output voltage @ I _{OH} = -4.0 mA, V _{CC} min (LVTTL)	2.4		V
V _{OH}	High-level output voltage @ I _{OH} = -500 μA, (LVCMOS)	90% V _{CC}		V
V _{OL}	Low-level output voltage @ I _{OL} = 12.0 mA, V _{CC} min (LVTTL) (Note 1)		0.4	V
	Low-level output voltage @ I _{OL} = 1500 μA, (LVCMOS)		10% V _{CC}	V
V_{DR}	Data Retention Supply Voltage (below which configuration data may be lost)	2.5		V
I _{CCO}	Quiescent FPGA supply current (Note 2)		5	mA
۱ _L	Input or output leakage current	-10	+10	μA
C _{IN}	Input capacitance (sample tested)		10	pF
I _{RPU}	Pad pull-up (when selected) @ V _{in} = 0V (sample tested)	0.02	0.25	mA
I _{RPD}	Pad pull-down (when selected) @ $V_{in} = 3.3V$ (sample tested)	0.02		mA

Note 1: With up to 64 pins simultaneously sinking 12 mA.

Note 2: With no output current loads, no active input pull-up resistors, all package pins at Vcc or GND, and the FPGA configured with the Tie option.

SpartanXL Pin-to-Pin Output Parameter Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Pin-to-pin timing parameters are derived from measuring external and internal test patterns and are guaranteed over worst-case operating conditions (supply voltage and junction temperature). Listed below are representative values for typical pin locations and normal clock loading. For more specific, more precise, and worst-case guaranteed data, reflecting the actual routing structure, use the values provided by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation netlist. These output delays, provided as a guideline, have been extracted from the static timing analyzer report.

SpartanXL Output Flip-Flop, Clock-to-Out

		Speed Grade	-3	-4	Units
Description	Symbol	Device	Max	Max	Units
Global Clock to Output using OFF					
Fast	T _{ICKOF}	XCS05XL	8.7		ns
		XCS10XL	9.1		ns
		XCS20XL	9.3		ns
		XCS30XL	9.4		ns
		XCS40XL	10.2		ns
Slew-rate limited	Т _{ІСКО}	XCS05XL	11.5		ns
		XCS10XL	12.0		ns
		XCS20XL	12.2		ns
		XCS30XL	12.8		ns
		XCS40XL	12.8		ns
OFF = Output Flip Flop	i		Adv	ance	

Note 1: Output delays are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

Note 2: Output timing is measured at ~50% V_{CC} threshold with 50 pF external capacitive load.

SpartanXL Pin-to-Pin Input Parameter Guidelines

Testing of switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Pin-to-pin timing parameters are derived from measuring external and internal test patterns and are guaranteed over worst-case operating conditions (supply voltage and junction temperature). Listed below are representative values for typical pin locations and normal clock loading.

SpartanXL Setup and Hold

	-3	-4	Units		
Description	Symbol	Device	Min	Min	Units
Input Setup/Hold Times Using Global Clock and IFF					
No Delay	T _{SUF} /T _{HF}	XCS05XL	1.8 / 2.5		ns
		XCS10XL	1.5 / 3.4		ns
		XCS20XL	1.2 / 4.0		ns
		XCS30XL	0.9 / 4.5		ns
		XCS40XL	0.6 / 5.2		ns
With Delay	T _{SU} /T _H	XCS05XL	6.0 / 0.0		ns
		XCS10XL	6.0 / 0.0		ns
		XCS20XL	6.0 / 0.0		ns
		XCS30XL	6.0 / 0.0		ns
		XCS40XL	6.8 / 0.0		ns
IFF = Input Flip-Flop or Latch			Adva	ince	

Note 3: Setup time is measured with the fastest route and the lightest load. Hold time is measured using the furthest distance and a reference load of one clock pin per IOB/CLB.

Pin Descriptions

There are three types of pins in the Spartan Series devices:

- · Permanently dedicated pins
- User I/O pins that can have special functions
- Unrestricted user-programmable I/O pins.

Before and during configuration, all outputs not used for the configuration process are 3-stated with the I/O pull-up resistor network activated. After configuration, if an IOB is

Table 15: Pin Descriptions

unused it is configured as an input with the I/O pull-up resistor network remaining activated.

Any user I/O can be configured to drive the Global Set/ Reset net GSR or the global three-state net, GTS. See "Global Signals: GSR and GTS" on page 1-17 for more information.

Device pins for Spartan Series devices are described in Table 15.

Pin Name	I/O During Config.	I/O After Config.	Pin Description
Permanently D	Dedicated	Pins	
VCC	x	x	Eight or more (depending on package) connections to the nominal +5 V supply voltage (+3.3 V for SpartanXL devices). All must be connected, and each must be decoupled with a 0.01 - 0.1 μ F capacitor to Ground.
GND	x	х	Eight or more (depending on package type) connections to Ground. All must be con- nected.
CCLK	l or O	I	During configuration, Configuration Clock (CCLK) is an output in Master mode and is an input in Slave mode. After configuration, CCLK has a weak pull-up resistor and can be selected as the Readback Clock. There is no CCLK High or Low time restriction on Spartan Series devices, except during Readback. See "Violating the Maximum High and Low Time Specification for the Readback Clock" on page 1-26 for an explanation of this exception.
DONE	I/O	0	DONE is a bidirectional signal with an optional internal pull-up resistor. As an output, it indicates the completion of the configuration process. As an input, a Low level on DONE can be configured to delay the global logic initialization and the enabling of outputs. The optional pull-up resistor is selected as an option in the program that creates the configuration bitstream. The resistor is included by default.
PROGRAM	I	I	PROGRAM is an active Low input that forces the FPGA to clear its configuration mem- ory. It is used to initiate a configuration cycle. When PROGRAM goes High, the FPGA finishes the current clear cycle and executes another complete clear cycle, before it goes into a WAIT state and releases INIT. The PROGRAM pin has a permanent weak pull-up, so it need not be externally pulled up to Vcc.
MODE	I	x	The Mode input is sampled after INIT goes High to determine the configuration mode to be used. During configuration, this pin has a weak pull-up resistor. For the most popular configuration mode, Slave Serial, the mode pin can be left unconnected. For Master Serial mode, connect the pin directly to system ground.
Don't Connect		Х	Pins reserved for factory testing and possible future enhancements. Pins must be left floating.
User I/O Pins	That Can	Have Sp	ecial Functions
TDO	0	0	If boundary scan is used, this pin is the Test Data Output. If boundary scan is not used, this pin is a 3-state output without a register, after configuration is completed. To use this pin, place the library component TDO instead of the usual pad symbol. An output buffer must still be used.

Table 15: Pin Descriptions (Continued)

	I/O During	I/O After	
Pin Name	Config.	Config.	Pin Description
TDI, TCK, TMS	I	I/O or I (JTAG)	If boundary scan is used, these pins are Test Data In, Test Clock, and Test Mode Select inputs respectively. They come directly from the pads, bypassing the IOBs. These pins can also be used as inputs to the CLB logic after configuration is completed. If the BSCAN symbol is not placed in the design, all boundary scan functions are inhibited once configuration is completed, and these pins become user-programmable I/O. In this case, they must be called out by special library elements. To use these pins, place the library components TDI, TCK, and TMS instead of the usual pad symbols. Input or output buffers must still be used.
HDC	0	I/O	High During Configuration (HDC) is driven High until the I/O go active. It is available as a control output indicating that configuration is not yet completed. After configuration, HDC is a user-programmable I/O pin.
LDC	0	I/O	Low During Configuration ($\overline{\text{LDC}}$) is driven Low until the I/O go active. It is available as a control output indicating that configuration is not yet completed. After configuration, $\overline{\text{LDC}}$ is a user-programmable I/O pin.
ĪNIT	I/O	I/O	Before and during configuration, $\overline{\text{INIT}}$ is a bidirectional signal. A 1 k Ω - 10 k Ω external pull-up resistor is recommended. As an active-Low open-drain output, $\overline{\text{INIT}}$ is held Low during the power stabilization and internal clearing of the configuration memory. As an active-Low input, it can be used to hold the FPGA in the internal WAIT state before the start of configuration. Master mode devices stay in a WAIT state an additional 30 to 300 µs after $\overline{\text{INIT}}$ has gone High. During configuration, a Low on this output indicates that a configuration data error has occurred. After the I/O go active, $\overline{\text{INIT}}$ is a user-programmable I/O pin.
PGCK1 - PGCK4	Weak Pull-up	l or I/O	Four Primary Global inputs each drive a dedicated internal global net with short delay and minimal skew. If not used to drive a global buffer, any of these pins is a user-pro- grammable I/O. The PGCK1-PGCK4 pins drive the four Primary Global Buffers. Any input pad symbol connected directly to the input of a BUFGP symbol is automatically placed on one of these pins. In the SpartanXL devices, these pins provide the shortest path to four of the eight global low-skew buffers.
SGCK1 - SGCK4	Weak Pull-up	l or I/O	Four Secondary Global inputs each drive a dedicated internal global net with short delay and minimal skew. These internal global nets can also be driven from internal logic. If not used to drive a global net, any of these pins is a user-programmable I/O pin. The SGCK1-SGCK4 pins provide the shortest path to the four Secondary Global Buff- ers. Any input pad symbol connected directly to the input of a BUFGS symbol is auto- matically placed on one of these pins. In the SpartanXL devices, these pins provide the shortest path to four of the eight global low-skew buffers.
DIN	I	I/O	During configuration, DIN is the serial configuration data input receiving data on the ris- ing edge of CCLK. After configuration, DIN is a user-programmable I/O pin.
DOUT	0	I/O	During configuration, DOUT is the serial configuration data output that can drive the DIN of daisy-chained slave FPGAs. DOUT data changes on the falling edge of CCLK, one- and-a-half CCLK periods after it was received at the DIN input. After configuration, DOUT is a user-programmable I/O pin.
Unrestricted l	Jser-Prog	rammabl	e I/O Pins
I/O	Weak Pull-up	I/O	These pins can be configured to be input and/or output after configuration is completed. Before configuration is completed, these pins have an internal high-value pull-up resis- tor network that defines the logic level as High.

Device-Specific Pinout Tables

Device-specific tables include all packages for each Spartan and SpartanXL device. They follow the pad locations around the die, and include boundary scan register locations.

Pin Locations for XCS05 & XCS05XL Devices

XCS05/XL Pad Name	PC84	VQ100	Bndry Scan	XCS05/XL Pad Name	PC84	VQ100	Bndry Scan
VCC	P2	P89	-	GND	P43	P38	-
I/O	P3	P90	32	I/O	P44	P39	157
1/0	P4	P91	35	I/O	P45	P40	160
I/O	-	P92	38	I/O	-	P41	163
I/O	-	P93	41	I/O	-	P42	166
I/O	P5	P94	44	I/O	P46	P43	169
I/O	P6	P95	47	I/O	P47	P44	172
I/O	P7	P96	50	I/O	P48	P45	175
I/O	P8	P97	53	I/O	P49	P46	178
I/O	P9	P98	56	I/O	P50	P47	181
I/O, SGCK1	P10	P99	59	I/O, SGCK3	P51	P48	184
VCC	P11	P100	-	GND	P52	P49	-
GND	P12	P1	-	DONE	P53	P50	-
I/O, PGCK1	P13	P2	62	VCC	P54	P51	-
1/0	P14	P3	65	PROGRAM	P55	P52	-
1/O, TDI	P15	P4	68	I/O	P56	P53	187
I/O, TCK	P16	P5	71	I/O, PGCK3	P57	P54	190
I/O, TMS	P17	P6	74	I/O	P58	P55	193
1/O	P18	P7	77	I/O	-	P56	196
I/O	-	P8	83	I/O	P59	P57	199
1/O	P19	P9	86	1/0	P60	P58	202
1/O	P20	P10	89	I/O	-	P59	205
GND	P21	P11	-	I/O	-	P60	208
VCC	P22	P12	-	I/O	P61	P61	211
1/0	P23	P13	92	1/0	P62	P62	214
1/O	P24	P14	95	VCC	P63	P63	-
I/O	-	P15	98	GND	P64	P64	-
1/O	P25	P16	104	I/O	P65	P65	217
1/O	P26	P17	107	1/O	P66	P66	220
1/O	P27	P18	110	1/O	-	P67	223
	-	P19	113	1/O	P67	P68	229
I/O I/O	P28	P20	116	I/O	P68	P69	232
1/O, SGCK2	P29	P21	119	I/O	P69	P70	235
Don't Connect	P30	P22	122	1/O	P70	P71	238
	P31	P23	-	I/O (DIN)	P71	P72	241
GND MODE	P32	P24	125	I/O, SGCK4 (DOUT)	P72	P73	244
VCC	P33	P25	-	CCLK	P73	P74	-
	P34	P26	126	VCC	P74	P75	-
Don't Connect	P35	P27	120	O, TDO	P75	P76	0
I/O, PGCK2	P36	P28	130	GND	P76	P77	-
I/O (HDC)	-	P29	133	1/0	P77	P78	2
	P37	P30	136	I/O, PGCK4	P78	P79	5
I/O (LDC)	P38	P31	139	1/0	P79	P80	8
1/0	P39	P32	142	I/O	P80	P81	11
1/0	-	P32	142	1/O	P81	P82	14
1/0	-	P33	145	1/O	P82	P83	17
1/0	- P40	P34 P35	148	1/O	-	P84	20
I/O	P40 P41	P35 P36	151	1/O 1/O	-	P85	23
I/O (INIT)							26
VCC	P42	P37	-	I/O	P83	P86	2

XCS05/XL Pad Name	PC84	VQ100	Bndry Scan
I/O	P84	P87	29
GND	P1	P88	-

9/24/97

Pin Locations for XCS10 & XCS10XL Devices

XCS10/XL Pad Name	PC84	VQ100	TQ144	Bndry Scan	XCS10/XL Pad Name	PC84	VQ100	TQ144	Bndry Scan
VCC	P2	P89	P128	-	I/O	-	-	P31	161
I/O	P3	P90	P129	44	I/O	P28	P20	P32	164
I/O	P4	P91	P130	47	I/O, SGCK2	P29	P21	P33	167
I/O	-	P92	P131	50	Don't Connect	P30	P22	P34	170
I/O	-	P93	P132	53	GND	P31	P23	P35	-
I/O	P5	P94	P133	56	MODE	P32	P24	P36	173
I/O	P6	P95	P134	59	VCC	P33	P25	P37	-
I/O	-	-	P135	62	Don't Connect	P34	P26	P38	174
I/O	-	-	P136	65	I/O, PGCK2	P35	P27	P39	175
GND	-	-	P137	-	I/O (HDC)	P36	P28	P40	178
I/O	P7	P96	P138	68	I/O	-	-	P41	181
I/O	P8	P97	P139	71	I/O	-	-	P42	184
I/O	-	-	P140	74	I/O	-	P29	P43	187
I/O	-	-	P141	77	I/O (LDC)	P37	P30	P44	190
I/O	P9	P98	P142	80	GND	-	-	P45	-
I/O, SGCK1	P10	P99	P143	83	I/O	-	-	P46	193
VCC	P11	P100	P144	-	I/O	-	-	P47	196
GND	P12	P1	P1	-	I/O	P38	P31	P48	199
I/O, PGCK1	P13	P2	P2	86	I/O	P39	P32	P49	202
I/O	P14	P3	P3	89	I/O	-	P33	P50	205
I/O	-	-	P4	92	I/O	-	P34	P51	208
I/O	-	-	P5	95	I/O	P40	P35	P52	211
I/O, TDI	P15	P4	P6	98	I/O (INIT)	P41	P36	P53	214
I/O, TCK	P16	P5	P7	101	VCC	P42	P37	P54	-
GND	-	-	P8	-	GND	P43	P38	P55	-
1/0	-	-	P9	104	I/O	P44	P39	P56	217
//O	-	-	P10	107	I/O	P45	P40	P57	220
//O. TMS	P17	P6	P11	110	I/O	-	P41	P58	223
I/O	P18	P7	P12	113	I/O	-	P42	P59	226
I/O	-	-	P13	116	I/O	P46	P43	P60	229
I/O	-	P8	P14	119	I/O	P47	P44	P61	232
1/O	P19	P9	P15	122	I/O	-	-	P62	235
I/O	P20	P10	P16	125	I/O	-	-	P63	238
GND	P21	P11	P17	-	GND	-	-	P64	-
VCC	P22	P12	P18	-	I/O	P48	P45	P65	241
1/0	P23	P13	P19	128	I/O	P49	P46	P66	244
I/O	P24	P14	P20	131	I/O	-	-	P67	247
I/O	-	P15	P21	134	I/O	-	-	P68	250
I/O	-	-	P22	137	I/O	P50	P47	P69	253
//O	P25	P16	P23	140	I/O, SGCK3	P51	P48	P70	256
I/O	P26	P17	P24	143	GND	P52	P49	P71	-
1/O	-	-	P25	146	DONE	P53	P50	P72	-
1/O	-	-	P26	149	VCC	P54	P51	P73	-
GND	-	-	P27	-	PROGRAM	P55	P52	P74	-
GND I/O	P27	P18	P28	152	1/0	P56	P53	P75	259
1/0 1/0	-	P19	P29	155	I/O, PGCK3	P57	P54	P76	262
	-	-	P30	158	1/O	-	-	P77	265
I/O	l				1/O	-	-	P78	268

XCS10/XL Pad Name	PC84	VQ100	TQ144	Bndry Scan
I/O	P58	P55	P79	271
I/O	-	P56	P80	274
GND	-	-	P81	-
I/O	-	-	P82	277
I/O	-	-	P83	280
I/O	P59	P57	P84	283
I/O	P60	P58	P85	286
I/O	-	P59	P86	289
I/O	-	P60	P87	292
I/O	P61	P61	P88	295
I/O	P62	P62	P89	298
VCC	P63	P63	P90	-
GND	P64	P64	P91	-
I/O	P65	P65	P92	301
I/O	P66	P66	P93	304
I/O	-	P67	P94	307
I/O	-	-	P95	310
I/O	P67	P68	P96	313
I/O	P68	P69	P97	316
I/O	-	-	P98	319
I/O	-	-	P99	322
GND	-	-	P100	-
I/O	P69	P70	P101	325
I/O	P70	P71	P102	328
I/O	-	-	P103	331
I/O	-	-	P104	334
I/O (DIN)	P71	P72	P105	337
I/O, SGCK4 (DOUT)	P72	P73	P106	340

XCS10/XL Pad Name	PC84	VQ100	TQ144	Bndry Scan
CCLK	P73	P74	P107	-
VCC	P74	P75	P108	-
O, TDO	P75	P76	P109	0
GND	P76	P77	P110	-
I/O	P77	P78	P111	2
I/O, PGCK4	P78	P79	P112	5
I/O	-	-	P113	8
I/O	-	-	P114	11
I/O	P79	P80	P115	14
I/O	P80	P81	P116	17
GND	-	-	P118	-
I/O	-	-	P119	20
I/O	-	-	P120	23
I/O	P81	P82	P121	26
I/O	P82	P83	P122	29
I/O	-	P84	P123	32
I/O	-	P85	P124	35
I/O	P83	P86	P125	38
I/O	P84	P87	P126	41
GND	P1	P88	P127	-

9/24/97

Additional XCS10/XL Package Pins

TQ144

Not Connected Pins							
P117							
5/5/97							

Pin Locations for XCS20 & XCS20XL Devices

XCS20/XL Pad Name	VQ100	TQ144	PQ208	Bndry Scan
VCC	P89	P128	P183	-
I/O	P90	P129	P184	62
I/O	P91	P130	P185	65
I/O	P92	P131	P186	68
I/O	P93	P132	P187	71
I/O	-	-	P188	74
I/O	-	-	P189	77
I/O	P94	P133	P190	80
I/O	P95	P134	P191	83
I/O	-	P135	P193	86
I/O	-	P136	P194	89
GND	-	P137	P195	-
I/O	-	-	P196	92
I/O	-	-	P197	95
I/O	-	-	P198	98
I/O	-	-	P199	101
I/O	P96	P138	P200	104
I/O	P97	P139	P201	107
I/O	-	P140	P204	110
I/O	-	P141	P205	113

XCS20/XL Pad Name	VQ100	TQ144	PQ208	Bndry Scan
I/O	P98	P142	P206	116
I/O, SGCK1	P99	P143	P207	119
VCC	P100	P144	P208	-
GND	P1	P1	P1	-
I/O, PGCK1	P2	P2	P2	122
I/O	P3	P3	P3	125
I/O	-	P4	P4	128
I/O	-	P5	P5	131
I/O, TDI	P4	P6	P6	134
I/O, TCK	P5	P7	P7	137
I/O	-	-	P8	140
I/O	-	-	P9	143
I/O	-	-	P10	146
I/O	-	-	P11	149
GND	-	P8	P13	-
I/O	-	P9	P14	152
I/O	-	P10	P15	155
I/O, TMS	P6	P11	P16	158
I/O	P7	P12	P17	161
I/O	-	-	P19	164
I/O	-	-	P20	167

XILINX

XCS20/XL Pad Name	VQ100	TQ144	PQ208	Bndry Scan	XCS20/XL Pad Name	VQ100	TQ144	PQ208	Bndry Scan
I/O	-	P13	P21	170	I/O	P39	P56	P80	307
I/O	P8	P14	P22	173	I/O	P40	P57	P81	310
I/O	P9	P15	P23	176	I/O	P41	P58	P82	313
I/O	P10	P16	P24	179	I/O	P42	P59	P83	316
GND	P11	P17	P25	-	I/O	-	-	P84	319
VCC	P12	P18	P26	-	I/O	-	-	P85	322
I/O	P13	P19	P27	182	I/O	P43	P60	P87	325
I/O	P14	P20	P28	185	I/O	P44	P61	P88	328
I/O	P15	P21	P29	188	I/O	-	P62	P89	331
I/O	-	P22	P30	191	I/O	-	P63	P90	334
I/O	-	-	P31	194	GND	-	P64	P91	-
I/O	-	-	P32	197	I/O	-	-	P93	337
I/O	P16	P23	P34	200	1/O	-	-	P94	340
I/O	P17	P24	P35	203	1/O	-	-	P95	343
I/O	-	P25	P36	206	1/O	-	-	P96	346
I/O	-	P26	P37	209	1/O	P45	P65	P97	349
GND	-	P27	P38	-	1/O	P46	P66	P98	352
	-	-	P40	212	1/O	-	P67	P99	355
1/0	-	-	P41	215		-	P68	P100	358
1/0	-	-	P42	218	I/O	P47	P69	P101	361
I/O	-	-	P43	210	I/O	P48	P70	P102	364
I/O	P18	P28	P44	224	I/O, SGCK3	P49	P71	P102	
I/O	P19	P29	P44	224	GND	P 4 9 P 50	P72	P103	-
I/O	-	-			DONE			-	-
I/O		P30	P46	230	VCC	P51	P73	P105	
I/O	-	P31	P47	233	PROGRAM	P52	P74	P106	-
I/O	P20	P32	P48	236	I/O	P53	P75	P107	367
I/O, SGCK2	P21	P33	P49	239	I/O, PGCK3	P54	P76	P108	370
Don't Connect	P22	P34	P50	242	I/O	-	P77	P109	373
GND	P23	P35	P51	-	I/O	-	P78	P110	376
MODE	P24	P36	P52	245	I/O	P55	P79	P112	379
VCC	P25	P37	P53	-	I/O	P56	P80	P113	382
Don't Connect	P26	P38	P54	246	I/O	-	-	P114	385
I/O, PGCK2	P27	P39	P55	247	I/O	-	-	P115	388
I/O (HDC)	P28	P40	P56	250	I/O	-	-	P116	391
I/O	-	P41	P57	253	I/O	-	-	P117	394
I/O	-	P42	P58	256	GND	-	P81	P118	-
I/O	P29	P43	P59	259	I/O	-	P82	P119	397
I/O (LDC)	P30	P44	P60	262	I/O	-	P83	P120	400
I/O	-	-	P61	265	I/O	P57	P84	P122	403
I/O	-	-	P62	268	1/O	P58	P85	P123	406
I/O	-	-	P63	271	1/O	-	-	P124	409
I/O	-	-	P64	274	1/O	-	-	P125	412
GND	-	P45	P66	-	1/O	P59	P86	P126	415
I/O	-	P46	P67	277	1/O	P60	P87	P127	418
1/0 1/0	-	P47	P68	280	1/O 1/O	P61	P88	P128	421
	P31	P48	P69	283		P62	P89	P129	424
I/O	P32	P49	P70	286	1/0	P63	P90	P130	-
1/0	-	-	P72	289	VCC	P64	P91	P131	-
1/0	-	-	P72	209	GND	P65	P91 P92	P131	427
I/O					I/O				
I/O	P33	P50	P74	295	I/O	P66	P93	P133	430
I/O	P34	P51	P75	298	I/O	P67	P94	P134	433
I/O	P35	P52	P76	301	I/O	-	P95	P135	436
I/O (INIT)	P36	P53	P77	304	I/O	-	-	P136	439
VCC	P37	P54	P78	-	I/O	-	-	P137	442
GND	P38	P55	P79	-	I/O	P68	P96	P138	445

XCS20/XL Pad Name	VQ100	TQ144	PQ208	Bndry Scan
I/O	P69	P97	P139	448
I/O	-	P98	P141	451
I/O	-	P99	P142	454
GND	-	P100	P143	-
I/O	-	-	P145	457
I/O	-	-	P146	460
I/O	-	-	P147	463
I/O	-	-	P148	466
I/O	P70	P101	P149	469
I/O	P71	P102	P150	472
I/O	-	P103	P151	475
I/O	-	P104	P152	478
I/O (DIN)	P72	P105	P153	481
I/O, SGCK4 (DOUT)	P73	P106	P154	484
CCLK	P74	P107	P155	-
VCC	P75	P108	P156	-
O, TDO	P76	P109	P157	0
GND	P77	P110	P158	-
I/O	P78	P111	P159	2
I/O, PGCK4	P79	P112	P160	5
I/O	-	P113	P161	8
I/O	-	P114	P162	11
I/O	P80	P115	P163	14
I/O	P81	P116	P164	17

XCS20/XL Pad Name	VQ100	TQ144	PQ208	Bndry Scan
I/O	-	P117	P166	20
I/O	-	-	P167	23
I/O	-	-	P168	26
I/O	-	-	P169	29
GND	-	P118	P170	-
I/O	-	P119	P171	32
I/O	-	P120	P172	35
I/O	P82	P121	P174	38
I/O	P83	P122	P175	41
I/O	-	-	P176	44
I/O	-	-	P177	47
I/O	P84	P123	P178	50
I/O	P85	P124	P179	53
I/O	P86	P125	P180	56
I/O	P87	P126	P181	59
GND	P88	P127	P182	-

2/5/98

Additional XCS20/XL Package Pins

PQ208

Not Connected Pins								
P12	P18	P33	P39	P65	P71			
P86	P92	P111	P121	P140	P144			
P165	P173	P192	P202	P203	-			
2/5/98								

Pin Locations for XCS30 & XCS30XL Devices

XCS30/XL Pad Name	VQ100	TQ144	PQ208	PQ240	BG256	Bndry Scan
VCC	P89	P128	P183	P212	VCC*	-
I/O	P90	P129	P184	P213	C10	74
I/O	P91	P130	P185	P214	D10	77
I/O	P92	P131	P186	P215	A9	80
I/O	P93	P132	P187	P216	B9	83
I/O	-	-	P188	P217	C9	86
I/O	-	-	P189	P218	D9	89
I/O	P94	P133	P190	P220	A8	92
I/O	P95	P134	P191	P221	B8	95
VCC	-	-	P192	P222	VCC*	-
I/O	-	-	-	P223	A6	98
I/O	-	-	-	P224	C7	101
I/O	-	P135	P193	P225	B6	104
I/O	-	P136	P194	P226	A5	107
GND	-	P137	P195	P227	GND*	-
I/O	-	-	P196	P228	C6	110
I/O	-	-	P197	P229	B5	113
I/O	-	-	P198	P230	A4	116
I/O	-	-	P199	P231	C5	119
I/O	P96	P138	P200	P232	B4	122
I/O	P97	P139	P201	P233	A3	125
I/O	-	-	P202	P234	D5	128
I/O	-	-	P203	P235	C4	131
I/O	-	P140	P204	P236	B3	134

XCS30/XL Pad Name	VQ100	TQ144	PQ208	PQ240	BG256	Bndry Scan
I/O	-	P141	P205	P237	B2	137
I/O	P98	P142	P206	P238	A2	140
I/O, SGCK1	P99	P143	P207	P239	C3	143
VCC	P100	P144	P208	P240	VCC*	-
GND	P1	P1	P1	P1	GND*	-
I/O, PGCK1	P2	P2	P2	P2	B1	146
I/O	P3	P3	P3	P3	C2	149
I/O	-	P4	P4	P4	D2	152
I/O	-	P5	P5	P5	D3	155
I/O, TDI	P4	P6	P6	P6	E4	158
I/O, TCK	P5	P7	P7	P7	C1	161
I/O	-	-	P8	P8	D1	164
I/O	-	-	P9	P9	E3	167
I/O	-	-	P10	P10	E2	170
I/O	-	-	P11	P11	E1	173
I/O	-	-	P12	P12	F3	176
I/O	-	-	-	P13	F2	179
GND	-	P8	P13	P14	GND*	-
I/O	-	P9	P14	P15	G3	182
I/O	-	P10	P15	P16	G2	185
I/O, TMS	P6	P11	P16	P17	G1	188
I/O	P7	P12	P17	P18	H3	191
VCC	-	-	P18	P19	VCC*	-
I/O	-	-	-	P20	H2	194
I/O	-	-	-	P21	H1	197

XILINX

XCS30/XL	VQ100	TQ144	PQ208	PQ240	BG256	Bndry	XCS30/XL	VQ100	TQ144	PQ208	PQ240	BG256	Bndry
Pad Name	_					Scan	Pad Name						Scan
I/O	-	-	P19	P23	J2	200	I/O	P32	P49	P70	P79	W8	340
I/O	-	-	P20 P21	P24 P25	J1	203	VCC	-	-	P71 P72	P80 P81	VCC*	-
I/O	-	P13			K2	206	I/O	-	-		-	Y8	343
I/O	P8	P14	P22	P26	K3	209	I/O	-	-	P73	P82	U9	346
I/O	P9	P15	P23	P27	K1	212	I/O	-	-	-	P84	Y9	349
I/O	P10	P16	P24	P28	L1	215	I/O	-	-	-	P85	W10	352
GND	P11	P17	P25	P29	GND*	-	I/O	P33	P50	P74	P86	V10	355
VCC	P12	P18	P26	P30	VCC*	-	I/O	P34	P51	P75	P87	Y10	358
I/O	P13	P19	P27	P31	L2	218	I/O	P35	P52	P76	P88	Y11	361
I/O	P14	P20	P28	P32	L3	221	I/O (INIT)	P36	P53	P77	P89	W11	364
I/O	P15	P21	P29	P33	L4	224	VCC	P37	P54	P78	P90	VCC*	-
I/O	-	P22	P30	P34	M1	227	GND	P38	P55	P79	P91	GND*	-
I/O	-	-	P31	P35	M2	230	I/O	P39	P56	P80	P92	V11	367
I/O	-	-	P32	P36	M3	233	I/O	P40	P57	P81	P93	U11	370
I/O	-	-	-	P38	N1	236	I/O	P41	P58	P82	P94	Y12	373
I/O	-	-	-	P39	N2	239	I/O	P42	P59	P83	P95	W12	376
VCC	-	-	P33	P40	VCC*	-	I/O	-	-	P84	P96	V12	379
I/O	P16	P23	P34	P41	P1	242	I/O	-	-	P85	P97	U12	382
I/O	P17	P24	P35	P42	P2	245	I/O	-	-	-	P99	V13	385
I/O	-	P25	P36	P43	R1	248	I/O	-	-	-	P100	Y14	388
I/O	-	P26	P37	P44	P3	251	VCC	-	-	P86	P101	VCC*	-
GND	-	P27	P38	P45	GND*	-	I/O	P43	P60	P87	P102	Y15	391
I/O	-	-	-	P46	T1	254	I/O	P44	P61	P88	P103	V14	394
I/O	-	-	P39	P47	R3	257	I/O	-	P62	P89	P104	W15	397
I/O	-	-	P40	P48	T2	260	I/O	-	P63	P90	P105	Y16	400
I/O	-	-	P41	P49	U1	263	GND	-	P64	P91	P106	GND*	-
1/0	-	-	P42	P50	Т3	266	I/O	-	-	-	P107	V15	403
1/0	-	-	P43	P51	U2	269	I/O	-	-	P92	P108	W16	406
1/0	P18	P28	P44	P52	V1	272	1/O	-	-	P93	P109	Y17	409
1/0	P19	P29	P45	P53	T4	275	1/O	-	-	P94	P110	V16	412
1/0	-	P30	P46	P54	U3	278	1/O	-	-	P95	P111	W17	415
1/0	-	P31	P47	P55	V2	281	1/O	-	-	P96	P112	Y18	418
1/0	P20	P32	P48	P56	W1	284	1/O	P45	P65	P97	P113	U16	421
I/O, SGCK2	P21	P33	P49	P57	V3	287	1/O	P46	P66	P98	P114	V17	424
Don't Connect	P22	P34	P50	P58	W2	290	1/O	-	P67	P99	P115	W18	427
GND	P23	P35	P51	P59	GND*	-	1/O	-	P68	P100	P116	Y19	430
MODE	P24	P36	P52	P60	Y1	293	1/O	P47	P69	P101	P117	V18	433
VCC	P25	P37	P53	P61	VCC*	-	I/O, SGCK3	P48	P70	P102	P118	W19	436
Don't Connect	P26	P38	P54	P62	W3	294	GND	P49	P71	P103	P119	GND*	-
I/O, PGCK2	P27	P39	P55	P63	Y2	295	DONE	P50	P72	P104	P120	Y20	-
I/O (HDC)	P28	P40	P56	P64	W4	298	VCC	P51	P73	P105	P121	VCC*	-
I/O (HDC)	-	P41	P57	P65	V4	301	PROGRAM	P52	P74	P106	P122	V19	-
1/0	-	P42	P58	P66	U5	304	I/O	P53	P75	P107	P123	U19	439
1/O	P29	P43	P59	P67	Y3	307	1/O, PGCK3	P54	P76	P108	P124	U18	442
	P30	P44	P60	P68	Y4	310	,	-	P77	P109	P125	T17	445
	-	-	P61	P69		313	1/0	-	P78	P110	P126	V20	448
1/0	-	-	P62	P70	W5	316	I/O	-	-	-	P127	U20	451
1/0	-	-	P63	P70	Y5	319	I/O	-	-	- P111	P127	T18	451
1/0	-	-	P64	P72	V6	319	I/O	- P55	- P79	P112	P120	T10	454
I/O	-	-		P72 P73	W6		I/O		P79 P80	P112 P113		T20	
I/O			P65			325	I/O	P56			P130		460
I/O	-	-	-	P74	Y6	328	I/O	-	-	P114	P131	R18	463
GND	-	P45	P66	P75	GND*	-	I/O	-	-	P115	P132	R19	466
I/O	-	P46	P67	P76	W7	331	I/O	-	-	P116	P133	R20	469
I/O	-	P47	P68	P77	Y7	334	I/O	-	-	P117	P134	P18	472
I/O	P31	P48	P69	P78	V8	337	GND	-	P81	P118	P135	GND*	-

XCS30/XL	VQ100	TQ144	PQ208	PQ240	BG256	Bndry
Pad Name		10(177	1 4200			Scan
I/O	-	-	-	P136	P20	475
I/O	-	-	-	P137	N18	478
I/O	-	P82	P119	P138	N19	481
I/O	-	P83	P120	P139	N20	484
VCC	-	-	P121	P140	VCC*	-
I/O	P57	P84	P122	P141	M17	487
I/O	P58	P85	P123	P142	M18	490
I/O	-	-	P124	P144	M20	493
I/O	-	-	P125	P145	L19	496
I/O	P59	P86	P126	P146	L18	499
I/O	P60	P87	P127	P147	L20	502
I/O	P61	P88	P128	P148	K20	505
I/O	P62	P89	P129	P149	K19	508
VCC	P63	P90	P130	P150	VCC*	-
GND	P64	P91	P131	P151	GND*	-
I/O	P65	P92	P132	P152	K18	511
I/O	P66	P93	P133	P153	K17	514
I/O	P67	P94	P134	P154	J20	517
1/0	-	P95	P135	P155	J19	520
1/0	-	-	P136	P156	J18	523
1/0	-	-	P137	P157	J17	526
1/O	P68	P96	P138	P159	H19	529
1/0	P69	P97	P139	P160	H18	532
VCC	-	-	P140	P161	VCC*	-
1/0	-	P98	P141	P162	G19	535
1/O	-	P99	P142	P163	F20	538
1/O	-	-	-	P164	G18	541
1/O	-	-	-	P165	F19	544
GND	-	P100	P143	P166	GND*	-
1/0	-	-	-	P167	F18	547
1/0	-	-	P144	P168	E19	550
I/O		-	P145	P169	D20	553
1/0	-	-	P146	P170	E18	556
I/O	-	-	P147	P171	D19	559
	-	-	P148	P172	C20	562
1/O 1/O	P70	P101	P149	P173	E17	565
	P71	P102	P150	P174	D18	568
1/0	-	P103	P151	P175	C19	571
1/0		P104	P152	P176	B20	574
	P72	P105	P153	P177	C18	577
I/O (DIN)	P73	P105	P154	P178	B19	580
I/O, SGCK4 (DOUT)						500
CCLK	P74	P107	P155	P179	A20	-
VCC	P75	P108	P156	P180	VCC*	-
O, TDO	P76	P109	P157	P181	A19	0
GND	P77	P110	P158	P182	GND*	-
I/O	P78	P111	P159	P183	B18	2
I/O, PGCK4	P79	P112	P160	P184	B17	5
I/O	-	P113	P161	P185	C17	8
I/O	-	P114	P162	P186	D16	11

XCS30/XL Pad Name	VQ100	TQ144	PQ208	PQ240	BG256	Bndry Scan
I/O	P80	P115	P163	P187	A18	14
I/O	P81	P116	P164	P188	A17	17
I/O	-	-	P165	P189	C16	20
I/O	-	-	-	P190	B16	23
I/O	-	P117	P166	P191	A16	26
I/O	-	-	P167	P192	C15	29
I/O	-	-	P168	P193	B15	32
I/O	-	-	P169	P194	A15	35
GND	-	P118	P170	P196	GND*	-
I/O	-	P119	P171	P197	B14	38
I/O	-	P120	P172	P198	A14	41
I/O	-	-	-	P199	C13	44
I/O	-	-	-	P200	B13	47
VCC	-	-	P173	P201	VCC*	-
I/O	P82	P121	P174	P202	C12	50
I/O	P83	P122	P175	P203	B12	53
I/O	-	-	P176	P205	A12	56
I/O	-	-	P177	P206	B11	59
I/O	P84	P123	P178	P207	C11	62
I/O	P85	P124	P179	P208	A11	65
I/O	P86	P125	P180	P209	A10	68
I/O	P87	P126	P181	P210	B10	71
GND	P88	P127	P182	P211	GND*	-

* Pads labelled GND* or VCC* are internally bonded to Ground or VCC planes within the package.

Additional XCS30/XL Package Pins

PQ240

GND Pins							
P22	P37	P83	P98	P143	P158		
P204	P219	-	-	-	-		
	•	Not Conne	ected Pins				
P195	-	-	-	-	-		
2/12/98							

BG256

		VCC	Pins			
C14	D6	D7	D11	D14	D15	
E20	F1	F4	F17	G4	G17	
K4	L17	P4	P17	P19	R2	
R4	R17	U6	U7	U10	U14	
U15	V7	W20	-	-	-	
GND Pins						
A1	B7	D4	D8	D13	D17	
G20	H4	H17	N3	N4	N17	
U4	U8	U13	U17	W14	-	
	•	Not Conne	ected Pins	•		
A7	A13	C8	D12	H20	J3	
J4	M4	M19	V9	W9	W13	
Y13	-	-	-	-	-	

Pin Locations for XCS40 & XCS40XL Devices

XCS40/XL Pad Name	PQ208	PQ240	BG256	Bndry Scan	XCS40/XL Pad Name	PQ208	PQ240	BG256	Bndry Scan
VCC	P183	P212	VCC*	-	I/O	P19	P23	J2	236
I/O	P184	P213	C10	86	I/O	P20	P24	J1	239
I/O	P185	P214	D10	89	I/O	P21	P25	K2	242
I/O	P186	P215	A9	92	I/O	P22	P26	K3	245
I/O	P187	P216	B9	95	I/O	P23	P27	K1	248
1/O	P188	P217	C9	98	I/O	P24	P28	L1	251
1/O	P189	P218	D9	101	GND	P25	P29	GND*	-
1/O	P190	P220	A8	104	VCC	P26	P30	VCC*	-
	P191	P221	B8	107	I/O	P27	P31	L2	254
1/0	-	-	C8	110	1/O	P28	P32	L3	257
I/O	-	-	A7	113	1/O	P29	P33	L4	260
I/O	P192	P222	VCC*	-	1/O	P30	P34	M1	263
VCC	-	P223	A6	116	I/O	P31	P35	M2	266
I/O	-	P223	C7	110	1/O	P32	P36	M3	269
I/O		P224 P225		119		-	-	M4	272
I/O	P193		B6		1/0	-	P38	N1	278
I/O	P194	P226	A5	125	I/O	-	P39	N2	270
GND	P195	P227	GND*	-	I/O	P33	P 39	VCC*	201
I/O	P196	P228	C6	128	VCC				-
I/O	P197	P229	B5	131	I/O	P34	P41	P1	284
I/O	P198	P230	A4	134	I/O	P35	P42	P2	287
I/O	P199	P231	C5	137	I/O	P36	P43	R1	290
I/O	P200	P232	B4	140	I/O	P37	P44	P3	293
I/O	P201	P233	A3	143	GND	P38	P45	GND*	-
I/O	P202	P234	D5	152	I/O	-	P46	T1	296
I/O	P203	P235	C4	155	I/O	P39	P47	R3	299
I/O	P204	P236	B3	158	I/O	P40	P48	T2	302
I/O	P205	P237	B2	161	I/O	P41	P49	U1	305
1/O	P206	P238	A2	164	I/O	P42	P50	T3	308
I/O, SGCK1	P207	P239	C3	167	I/O	P43	P51	U2	311
VCC	P208	P240	VCC*	-	I/O	P44	P52	V1	320
GND	P1	P1	GND*	-	I/O	P45	P53	T4	323
I/O, PGCK1	P2	P2	B1	170	I/O	P46	P54	U3	326
	P3	P3	C2	173	1/O	P47	P55	V2	329
1/0	P4	P4	D2	176	1/O	P48	P56	W1	332
I/O	P5	P5	D2 D3	170	I/O, SGCK2	P49	P57	V3	335
1/0	P6	P6	E4	182	Don't Connect	P50	P58	W2	338
I/O, TDI	P7	P7	C1	185	GND	P51	P59	GND*	-
I/O, TCK	P8	P8	D1	105	MODE	P52	P60	Y1	341
I/O	P0 P9					P53	P61	VCC*	-
I/O		P9	E3	197	VCC	P54	P62	W3	342
I/O	P10	P10	E2	200	Don't Connect	P55	P62	YV3 Y2	342
I/O	P11	P11	E1	203	I/O, PGCK2	P55 P56	P63	W4	343
I/O	P12	P12	F3	206	I/O (HDC)	P56 P57	P64 P65	VV4 V4	
I/O	-	P13	F2	209	I/O				349
GND	P13	P14	GND*	-	I/O	P58	P66	U5	352
I/O	P14	P15	G3	212	I/O	P59	P67	Y3	355
I/O	P15	P16	G2	215	I/O (LDC)	P60	P68	Y4	358
I/O, TMS	P16	P17	G1	218	I/O	P61	P69	V5	367
I/O	P17	P18	H3	221	I/O	P62	P70	W5	370
VCC	P18	P19	VCC*	-	I/O	P63	P71	Y5	373
I/O	-	P20	H2	224	I/O	P64	P72	V6	376
I/O	-	P21	H1	227	I/O	P65	P73	W6	379
I/O	-	-	J4	230	I/O	-	P74	Y6	382
I/O	-	-	J3	233	GND	P66	P75	GND*	-

Spartan and SpartanXL Families Field Programmable Gate Arrays

XCS40/XL Pad Name	PQ208	PQ240	BG256	Bndry Scan
I/O	P67	P76	W7	385
I/O	P68	P77	Y7	388
I/O	P69	P78	V8	391
I/O	P70	P79	W8	394
VCC	P71	P80	VCC*	-
I/O	P72	P81	Y8	397
1/O	P73	P82	U9	400
I/O	-	-	V9	403
I/O	-	-	W9	406
1/O	-	P84	Y9	409
	-	P85	W10	412
1/0	P74	P86	V10	415
1/0	P75	P87	Y10 Y10	418
I/O	P76	P88	Y11	421
1/0	P77	P89	W11	421
I/O (INIT)	P78	P90		
VCC			VCC*	-
GND	P79	P91	GND*	-
I/O	P80	P92	V11	427
I/O	P81	P93	U11	430
I/O	P82	P94	Y12	433
I/O	P83	P95	W12	436
I/O	P84	P96	V12	439
I/O	P85	P97	U12	442
I/O	-	-	Y13	445
I/O	-	-	W13	448
I/O	-	P99	V13	451
I/O	-	P100	Y14	454
VCC	P86	P101	VCC*	-
I/O	P87	P102	Y15	457
1/O	P88	P103	V14	460
1/O	P89	P104	W15	463
1/O	P90	P105	Y16	466
GND	P91	P106	GND*	-
	-	P107	V15	469
1/0	P92	P108	W16	472
1/0	P93	P109	Y17	475
1/0	P94	P110	V16	478
1/0	P95	P111	W17	481
I/O	P96	P112	Y18	484
1/0	P90	P112 P113	U16	404
1/0				
1/0	P98	P114	V17	496
I/O	P99	P115	W18	499
I/O	P100	P116	Y19	502
I/O	P101	P117	V18	505
I/O, SGCK3	P102	P118	W19	508
GND	P103	P119	GND*	-
DONE	P104	P120	Y20	-
VCC	P105	P121	VCC*	-
PROGRAM	P106	P122	V19	-
I/O	P107	P123	U19	511
I/O, PGCK3	P108	P124	U18	514
I/O	P109	P125	T17	517
1/O	P110	P126	V20	520
I/O	-	P127	U20	523
	1	1	-	-

XCS40/XL Pad Name	PQ208	PQ240	BG256	Bndry Scan
/0	P112	P129	T19	535
/0	P113	P130	T20	538
	P114	P131	R18	541
/0	P115	P132	R19	544
	P116	P133	R20	547
1/0 1/0	P117	P134	P18	550
/0	P118	P134	GND*	
GND		P135	P20	553
1/0	-	P136 P137	P20 N18	
/0	- P119	P137 P138	N18 N19	556 559
/0	-		-	
/0	P120	P139	N20	562
VCC	P121	P140	VCC*	
/0	P122	P141	M17	565
/O	P123	P142	M18	568
//O	-	-	M19	574
/O	P124	P144	M20	577
/O	P125	P145	L19	580
//O	P126	P146	L18	583
I/O	P127	P147	L20	586
/0	P128	P148	K20	589
/0	P129	P149	K19	592
	P130	P150	VCC*	-
GND	P131	P151	GND*	-
//0	P132	P152	K18	595
	P133	P153	K17	598
1/0 1/0	P134	P154	J20	601
/0	P135	P155	J19	604
1/0	P136	P156	J18	607
/0	P130	P150	J17	610
/0	-	-	H20	610
/0			-	
/0	P138	P159	H19	619
/O	P139	P160	H18	622
VCC	P140	P161	VCC*	-
I/O	P141	P162	G19	625
//O	P142	P163	F20	628
//O	-	P164	G18	631
/O	-	P165	F19	634
GND	P143	P166	GND*	-
/O	-	P167	F18	637
//O	P144	P168	E19	640
I/O	P145	P169	D20	643
/0	P146	P170	E18	646
/0	P147	P171	D19	649
//O	P148	P172	C20	652
/0	P149	P173	E17	655
//0	P150	P174	D18	658
/0	P151	P175	C19	667
	P152	P176	B20	670
/O	P153	P177	C18	673
/O (DIN)	P154	P178	B19	676
VO, SGCK4	F 104	F1/0	DIA	0/0
	P155	P179	A20	-
	P155	P179	VCC*	-
VCC				
D, TDO	P157	P181	A19	0
GND				- 2
0, TDO GND I/O	P157 P158 P159	P181 P182 P183	GND* B18	



XCS40/XL Pad Name	PQ208	PQ240	BG256	Bndry Scan
I/O, PGCK4	P160	P184	B17	5
I/O	P161	P185	C17	8
I/O	P162	P186	D16	11
I/O	P163	P187	A18	14
I/O	P164	P188	A17	17
I/O	P165	P189	C16	26
I/O	-	P190	B16	29
I/O	P166	P191	A16	32
I/O	P167	P192	C15	35
I/O	P168	P193	B15	38
I/O	P169	P194	A15	41
GND	P170	P196	GND*	-
I/O	P171	P197	B14	44
I/O	P172	P198	A14	47
I/O	-	P199	C13	50
I/O	-	P200	B13	53
VCC	P173	P201	VCC*	-
I/O	-	-	A13	56
I/O	-	-	D12	59
I/O	P174	P202	C12	62
I/O	P175	P203	B12	65
I/O	P176	P205	A12	68
I/O	P177	P206	B11	71
I/O	P178	P207	C11	74
I/O	P179	P208	A11	77
I/O	P180	P209	A10	80

XCS40/XL Pad Name	PQ208	PQ240	BG256	Bndry Scan
I/O	P181	P210	B10	83
GND	P182	P211	GND*	-

^{10/23/97} * Pads labelled GND* or VCC* are internally bonded to Ground or VCC planes within the package.

Additional XCS40/XL Package Pins

PQ240

GND Pins						
P22	P37	P83	P98	P143	P158	
P204	P219	-	-	-	-	
Not Connected Pins						
P195	-	-	-	-	-	
2/12/98			•		•	

BG256

VCC Pins						
C14	D6	D7	D11	D14	D15	
E20	F1	F4	F17	G4	G17	
K4	L17	P4	P17	P19	R2	
R4	R17	U6	U7	U10	U14	
U15	V7	W20	-	-	-	
	GND Pins					
A1	B7	D4	D8	D13	D17	
G20	H4	H17	N3	N4	N17	
U4	U8	U13	U17	W14	-	
6/17/07		-			•	

6/17/97

Product Availability

Table 16 shows the packages and speed grades for Spartan Series devices. Table 17 shows the number of user I/Os available for each device/package combination.

	PINS	84	100	144	208	240	256
	TYPE	Plast. PLCC	Plast. VQFP	Plast. TQFP	Plast. PQFP	Plast. PQFP	Plast. BGA
Device	CODE	PC84	VQ100	TQ144	PQ208	PQ240	BG256
XCS05	-3	С	C, I				
70303	-4	С	С				
XCS10	-3	С	C, I	С			
70310	-4	С	С	С			
XCS20	-3		С	C, I	C, I		
70320	-4		С	С	С		
XCS30	-3		С	C, I	C, I	С	С
XC330	-4		С	С	С	С	С
XCS40	-3				C, I	С	С
70340	-4				С	С	С
XCS05XL	-3	(C)	(C)				
ACOUNT	-4	(C)	(C)				
XCS10XL	-3	(C)	(C)	(C)			
ACSTURE	-4	(C)	(C)	(C)			
XCS20XL	-3		(C)	(C)	(C)		
AUGZUAL	-4		(C)	(C)	(C)		
XCS30XL	-3		(C)	(C)	(C)	(C)	(C)
ACOSUAL	-4		(C)	(C)	(C)	(C)	(C)
XCS40XL	-3				(C)	(C)	(C)
AC340AL	-4				(C)	(C)	(C)

Table 16: Com	ponent Availability	v Chart for S	partan Series FP	GAs
			partan ocnes ri	JAJ

5/21/98

C = Commercial T_J = 0° to +85°C

I = Industrial T_J = -40°C to +100°C

Table 17: User I/O Chart for Spartan Series FPGAs

	Max	Package Type					
Device	I/O	PC84	VQ100	TQ144	PQ208	PQ240	BG256
XCS05	80	61	77				
XCS10	112	61	77	112			
XCS20	160		77	113	160		
XCS30	192		77	113	169	192	192
XCS40	224				169	193	205
XCS05XL	80	61	77				
XCS10XL	112	61	77	112			
XCS20XL	160		77	113	160		
XCS30XL	192		77	113	169	192	192
XCS40XL	224				169	193	205

9/24/97

() Parentheses indicate future product plans

Ordering Information




Table 18: Revisions

Version	Description
11/25/97	Rev 0.6 (Advance) First customer release of document.
4/2/98	Rev 1.0 (Preliminary) Added timing specifications for 5V devices, updated PQ208 pinout tables, improved description.
5/31/98	Rev 1.1 (Preliminary) Updated all timing specifications.