

## XC4300 HardWire™ Array Design Verification Form

Company Name	Date	
Customer Name		
Address		
Country Zip		
Customer Internal Part Number		
FPGA File Name and Revision Date		
Xilinx HardWire Array Device # (see cross reference table in HardWire Data Book for corre		Temp. Grade (Check One) ☐ C ☐ I Package
HardWire Mask Options: (see XC4300 Mask 0	Options in the HardWire	e Data Book for more information)
Configuration Emulation:		,
Instant ON ☐ Power On Reset Time	: ☐ Short ☐ Long : ☐ Fast ☐ Slow	Startup Clock: ☐ CCLK ☐ User CLK
Start-up Timing: Done Active	Outputs Active	GSR Inactive
Internal Resistor Options:		
☐ Done Pull Up ☐ M1 Pull Up ☐ TDO Pull Up ☐ TDO Pull Down ☐ M1 Pull Down ☐ TDO Pull Down Boundary Scan Enabled? ☐ Always ☐ Only prior to configuration ☐ Never		
Customer Special Options:  Special Processing Requirements		
HardWire Terms and Conditions:		
Please put a check mark against the following items	as applicable. All iter	ns need to be checked for a signoff.
<ul> <li>☐ The application circuit board must have a provision for can be left unpopulated when conversion to the HardW reduction path for existing fully debugged programmab</li> <li>☐ I certify that the above listed Design File and the revisi</li> </ul>	configuration program s /ire device is made. The lle designs.	storage (i.e., XC17128, EPROM, etc.). The socket HardWire device is designed to provide a cost
☐ I have reviewed the attached Xilinx HardWire Review I determined that none of the issues raised will be a pro		of potentially hazardous nets) and have
☐ I authorize Xilinx to start the HardWire fabrication proc	ess.	
Customer Name	Signature	Date
For Xilinx Use Only Xilinx HardWire Design Center Manager:	Signa	ature Date
Xilinx Customer Service:	Signa	ature Date
NRE PO Number:		
	-	ature Date
		Program Code
Xilinx Customer Service:	Signa Signa	ature Date ature Date