Answers Database


Initializing Mentor QuickSim simulation: Net names for the global reset signal


Record #105

Product Family: Software

Product Line: Mentor

Product Part: quicksim II

Problem Title:
Initializing Mentor QuickSim simulation: Net names for the global reset signal


Problem Description:
Urgency: Standard

General Description:

At the start of simulation in Quicksim, the global-reset net must be pulsed
to initialize all flip-flops in the design. What is the name of this net?


Solution 1:

Here is a list of the different signal names used for the global-reset net:


   XC2000:     //globalresetb (active Low)
   XC3000/A/L: //globalresetb (active Low)
   XC4000/E/X: //globalsetreset (active High)
   Virtex:     //globalsetreset (active High)
   XC5200:     //globalreset (active High)

   XC7000:     //prld (active High)

  XC9500     //prld (active High Functional simulation)
   XC9500 /prld (active High for Timing simulation)

For example, in an XC4000 design:

    force //globalsetreset 1 0
    force //globalsetreset 0 50

The length of the global-reset pulse should be at least the specified
minimum pulse width for an asynchronous set or reset line, as given in the
data book. (This parameter is called Tmrw for FPGAs and Twmr for EPLDs.)





End of Record #105 - Last Modified: 05/12/99 14:09

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!