XC4000H: Computing output transition time for 4000H
Record #154
Problem Title:
XC4000H: Computing output transition time for 4000H
Problem Description:
Solution 1:
In XCELL #9, the output transition time is specified to be 6ns at 150pf and
3ns at 50pf. This can be reasonably extrapolated linearly as a 3ns increase
in transition time for each addition of 100pf of load.
End of Record #154 - Last Modified: 04/22/96 10:00
For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!
