Answers Database


Xilinx BBS CXC listings as of 7-12-94


Record #184

Problem Title:
Xilinx BBS CXC listings as of 7-12-94


Problem Description:




Solution 1:



@X0EIMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMM;@
@X0E:									    :@
@X0E:@X09	  xxxxxxxxx	  xx		   xx	       xxxxxxxxx @X0E
@X0E:@X09	 xxxxxxxxxx	    xx		 xx	      xxxxxxxxxx @X0E
@X0E:@X09	 xxx		      xx       xx	      xxx	 @X0E
@X0E:@X09	 xxx			xx   xx 	      xxx	 @X0E
@X0E:@X09	 xxx			  xxx		      xxx	 @X0E
@X0E:@X09	 xxx			 xx  xx 	      xxx	 @X0E
@X0E:@X09	 xxx		       xx      xx	      xxx	 @X0E
@X0E:@X09	 xxxxxxxxxx	     xx 	 xx	      xxxxxxxxxx @X0E
@X0E:@X09	  xxxxxxxxx	   xx		   xx	       xxxxxxxxx @X0E
@X0E:									    :@
@X0E:				Welcome to CxC !			    :@
@X0E:									    :@
@X0E:@X04  XILINX IS PROVIDING THIS SOFTWARE TO USERS OF XILINX PRODUCTS SOLEL
@X0E:@X04  FOR USE IN SUPPORT OF THOSE PRODUCTS. XILINX DOES NOT ASSUME ANY
@X0E:@X04  LIABILITY ARISING OUT OF THE APPLICATION OR USE OF THIS SOFTWARE OR
@X0E:@X04  FOR ERRORS OR DEFECTS THAT MAY EXIST IN THIS SOFTWARE. XILINX
@X0E:@X04  EXPRESSLY DISCLAIMS ANY WARRANTIES, EXPRESS OR IMPLIED, INCLUDING
@X0E:@X04  WARRANTY OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE.
@X0E:									    :@


@X0EHMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMM<@


FILENAME	SIZE   	DATE		DESCRIPTION
MMMMMMMM	MMMM	MMMM		MMMMMMMMMMM

CXC.DIR 	 6837  05-19-94   Directory listing for this Board (CxC)


ABEL
---------
D2ABEL.ZIP	 85483	10-15-93  Creates an .ABL file for Clock deviders
				  of some specified length.
DP2ABEL.ZIP	 11272	2-7-94	  Creates an .ABL file for Pipelined Clock dev
				  of some specified length.

VIEWLOGIC
---------
USERFIX.ZIP	 7433  05-22-91  Moves USER records to the top of XNF file.

ORCAD
-----
STUFFLOC.ZIP	39778  05-22-91  CLB locations back-annotated to ORCAD
			       | schematics

XNF/LCA
-------
XNFDIF.ZIP	70514  06-07-91  Compares 2 XNF or MAP files
MAPGUIDE.ZIP	38515  05-23-91  Guides the partitioning of a new version
			       | of the design based on the earlier version
			       | of the design so that the APR guide option
			       | can be used effectively.
			       | FOR ADI 3.00 ONLY
			       | FOR ADI 3.10 OR GREATER, USE XNFMAP -K

POST-ROUTE REPORT GENERATION
----------------------------
RPS.ZIP 	22815  05-22-91  Sorts Delay information in APR report files.
SO.ZIP		11241  05-22-91  Reports only on delays greater than a



                      			       | specified value. Reads XACT Delay report.


CRITICAL.ZIP	 9417  05-22-91  Extracts delay information from APR report


			       | files.



APPRAISE.ZIP	34827  05-21-91  A post-place and route analysis system.
			       | Delay vs. Skew for nets.
LCAINFO.ZIP    142480  05-23-91  Provides useful information about the design
			       | based on the LCA file.

SCRAPE.ZIP	16734  05-23-91  Scans and extracts delay information from
			       | XACT Delay reports.



SODIT.ZIP	43914  05-23-91  Shows a graphical representation of delay
			       | information extracted from multiple APR

			       | report files.
PROFL153.ZIP   274619  09-18-92  Generates pin-out drawings & I/O summary
			       | table from a routed LCA file. Version 1.53.
			       | Includes, and must be run with, DOS4G.exe.
POWER.ZIP   	95169  09-14-92  Power Consumption Estimation utility for
			       | 2k, 3k and 4k parts


APR/PPR
-------
IOLOC.ZIP	94713  07-07-92  Reads IO locations from LCA file and creates
			       | CST file for locking IOs.  Also creates macro
			       | to backannotate IO locations to Viewlogic
			       | schematic.
XNF2PPR.ZIP	 8596  05-23-91  Takes care of inverted pins on lower levels
			       | of schematic hierarchy, which are not

			       | handled correctly by PPR 1.0

SILOS
-----
DISP.ZIP	79901  05-22-91  Displays PC-SILOS output graphically.
TRUTH.ZIP	21347  05-23-91  Links Register names to PC-SILOS node names.


BIT/PROM FILES
--------------
DN_LD.ZIP	66839  10-23-92  C source code for serial download of .bit fil
STAG.ZIP	 8012  05-22-91  Converts Motorola extended 'S' record file



                      			       | to JEDEC.


MAKESRC.ZIP	43494  06-07-91  Generates C or Assembly code from an MCS 


			       | format PROM file for embedded applications

HEX2BITS.ZIP	13426  05-23-91  Converts Stripped PROM file ( output of
			       | STRIPHEX ) to rawbits ( ascii '1's and '0's)
			       | format.
PSPLIT.ZIP	23575  05-10-94  Breaks up large PROM file in to a number
			       | of smaller PROM files.

MKBS.ZIP	 8793  05-23-91  Generates a hex file for 'broadside' loading
			       | of LCAs in the slave configuration mode.
PCONFIG.ZIP	18496  05-23-91  Generates a PROM file from a data file
			       | containing byte ( hex ) or bit data.

STRIPHEX.ZIP	15686  05-23-91  Strips PROM programmer related information
			       | from a PROM file.
STRIPHXW.ZIP   118428  06-12-93  Workstation version of STRIPHEX 
UNROUTE.ZIP	36576  05-23-91  Quickly removes routing information from a



                      			       | placed-and-routed LCA file.

















ARCHIVING/UNARCHIVING


---------------------


PKZ204G.EXE    203373  03-11-93  PKZIP, PKUNZIP version 2.04


			       | Self-Extracting Archive

PK36.EXE       117888  06-21-88  PKARC, PKXARC version 3.6
			       | Self-Extracting Archive

MISCELLANEOUS
-------------
XSYM.ZIP	91094  06-23-92  Utility to create Viewlogic, FutureNet,
			       | or ORCAD symbols from a pinlist file

LFSR.ZIP	37121  11-16-92  Utility to aid in designing linear feedback
			       | shift registers.
4K_BSCAN.ZIP	46949  01-20-94
4K_VL_IO.ZIP	23717  10-27-92


IOLOC.ZIP	94713  07-07-92


LFSR.ZIP	37121  11-16-92


PROM.TXT	 7879  01-31-94


POWER.ZIP	95197  09-16-92


PRIDE.ZIP	47667  05-23-91


DP2ABEL.ZIP	11272  02-07-94


HINTS.TXT	14109  02-01-93





End of Record #184 - Last Modified: 11/06/96 03:18

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!