Xilinx Answer #437 : PPR 5.0:Possible cause of 'Error 5805: Constraints to mapping symbol conflict'

Answers Database

PPR 5.0:Possible cause of 'Error 5805: Constraints to mapping symbol conflict'

Record #437
Problem Title:
PPR 5.0:Possible cause of 'Error 5805: Constraints to mapping symbol conflict'

Problem Description:

Solution 1:

PROBLEM: The following error can occur in cases where the F function
        generator of a CLB is dis-allowed in a .cst file, but the H
        function generator is used and hand placed in the design.

*** PPR: ERROR 5805: Constraints assigned to mapping symbol '$1I1442/$1I246 (type=HMAP, output signal=$1I1442/COD)(netlist LOC(s)=CLB_R8C3.H, cstfile LOC(s)=!CLB_R8C3.F+!CLB_R9C3.F+!CLB_R10C3.F+!CLB_R11C3.F+!CLB_R12C3 .F+!CLB_R13C3.F+!CLB_R14C3.F) are in conflict.

WORKAROUND: There is no workaround other than removing the offending
           constraint.

End of Record #437 - Last Modified: 10/21/96 17:19

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!