![]() |
|
![]() |
|
Answers Database
Differences between the 7318/7336 and 7354/7372/73108/73144
Record #472
Product Family: Hardware Engineers designing for the XC7300 family of EPLDs should be aware of the following architechtural differences between members of this family:XC7318/36/144 vs. XC7354/72/108 Fast Function Blocks ============================================================ XC7318/36/144 XC7354/72/108 ------------------------------------------------------------ Output polarity control Fixed output polarity Direct support for D- or T-flip-flop D-flip-flop onlyFlip-flop asynchronous set or reset Flip-flop asynchronous set only XC7318/36 vs. XC7354/72/108/144 I/O Blocks ============================================================ XC7318/36 XC7354/72/108/144 ------------------------------------------------------------ Direct input only Direct, latched, or registered input No input polarity control Input polarity control Also note that, because the XC7318 and XC7336 contain only Fast Function Blocks, all flip-flop clock signals must be on the FCLK nets, and all output enable signals must be on the global FOE nets. Solution 1: End of Record #472 - Last Modified: 12/20/95 10:42 |
| For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips! |