Answers Database
SYNPLIFY: How to prevent the grouping of ports into arrays in the output EDIF netlist using the syn_noarrayports attribute?
Record #504
Product Family: Software
Product Line: Synplicity
Product Part: Synplify
Product Version: 5.0
Problem Title:
SYNPLIFY: How to prevent the grouping of ports into arrays in the output EDIF netlist using
the syn_noarrayports attribute?
Problem Description:
Urgency: Standard
General Description:
How to prevent the grouping of ports into arrays in the output
EDIF netlist using the syn_noarrayports attribute?
The syn_noarrayports attribute specifies that the ports on a
design unit should be left as scalars and not grouped into an
array (bus) notation during synthesis. This should be applied
to the top level entity or module.
See also (Xilinx Solution 2649) on information on modifying the
bus-notation in an EDIF generated netlist.
Solution 1:
Verilog
-----
module TOP (A, B, CIN, SUM, COUT)
/* synthesis syn_noarrayports=1 */;
Solution 2:
VHDL
----
library synplify, ieee;
use synplify.attributes.all;
use ieee.std_logic_1164.all;
entity TOP is
port (A, B : in std_logic_vector(7 downto 0);
CIN : in std_logic;
SUM : out std_logic_vector(7 downto 0);
COUT : out std_logic);
attribute syn_noarrayports of TOP : entity is true;
end TOP;
End of Record #504 - Last Modified: 06/04/99 14:24 |
