![]() |
|
![]() |
|
Answers Database
Obsolete: XC4000, SYNOPSYS FPGA Compiler: Example .synopsys_dc.setup file
Record #533
Problem Title: /* EXAMPLE FPGA COMPILER STARTUP FILE - .synopsys_dc.setup */ /* FOR XC4000/A/H/D PARTYPES */ search_path = { . \ <DS401-XACT-Directory>/synopsys/libraries/syn \ <SYNOPSYS_Directory>/libraries/syn} link_library = {xprim_4005-5.db xprim_4000-5.db xgen_4000.db \ xio_4000-5.db xfpga_4000-5.db} target_library = {xprim_4005-5.db xprim_4000-5.db xgen_4000.db \ xio_4000-5.db xfpga_4000-5.db} symbol_library = xc4000.sdb define_design_lib WORK -path ./WORK define_design_lib xblox_4000 -path \ <DS401-XACT-Directory>/synopsys/libraries/dw/lib/fpga synthetic_library = {xblox_4000.sldb standard.sldb} compile_fix_multiple_port_nets = true xlnx_hier_blknm = 1 xnfout_library_version = "2.0.0" bus_naming_style = "%s<%d>" bus_dimension_separator_style = "><" bus_inference_style = "%s<%d>" End of Record #533 - Last Modified: 05/04/99 10:43 |
| For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips! |