Answers Database SYNPLIFY: How is the top level module or entity/architecture determined? Record #1061 Product Family: Software Product Line: Synplicity Product Part: Synplify Product Version: 5.0 Problem Title: SYNPLIFY: How is the top level module or entity/architecture determined? Problem Description: General Description: How does Synplify determine the top level module or entity/architecture? Solution 1: For synthesis, Synplify scans the input source files from top to bottom of the source file list. For Verilog, the top level module is the last module it finds that is not instantiated somewhere in the design. For VHDL, it is the last architecture of the last entity that it finds. Therefore it is best for both languages to put your to level as the last object in the last design file in your list of input source files. End of Record #1061 - Last Modified: 03/03/99 12:01

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!