Answers Database


PAR: "Number of GCLKS 5 out of 4" with Virtex Synplify netlist


Record #1073

Product Family: Software

Product Line: Synplicity

Product Part: Synplify

Product Version: 5.0

Problem Title:
PAR: "Number of GCLKS 5 out of 4" with Virtex Synplify netlist


Problem Description:
Urgency: Standard

General Description:
Synplify will insert 4 global clock buffers on the signals with
the highest fanout. However, if the design also contains
a BUFGDLL, then PAR will error with a the number or GCLKS
exceeding the available resources.


Solution 1:

The problem exists with Synplify. The BUFGDLL cell is not counted as a
BUFG resource and Synplify inserts another 4 BUFG or BUFGP cells violating
the resource limit of 4 for Virtex.

Please see (Xilinx Solution 4084) on how to disable BUFG insertion.





End of Record #1073 - Last Modified: 05/25/99 09:38

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!