Answers Database


UNISIMS/SIMPRIMS: BUFE, BUFT behaves differently for fron-end and back-end simulation for Virtex


Record #1585

Product Family: Software

Product Line: XACT FPGA

Product Part: ppr

Problem Title:
UNISIMS/SIMPRIMS: BUFE, BUFT behaves differently for fron-end and back-end simulation for Virtex



Problem Description:
Urgency: Standard

General Description:
Why is there a discrepancy between UNISIM and SIMPRIMS simulation
of BUFE and BUFT?


Solution 1:

When using the UNISIM simulation models of BUFE or BUFT with the tri-state enable 'active', the output is a 'Z'.

However, when using SIMPRIMs for back-end simulation, a pull-up is added by the system tools. So, with the tri-state enable 'active', the output is a '1'. This is the correct behavoir.




End of Record #1585 - Last Modified: 06/18/99 14:45

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!