Answers Database


fpga compiler: Wire load not found "parttype-s_wc"


Record #1800

Problem Title:
fpga compiler: Wire load not found "parttype-s_wc"


Problem Description:
Urgency: Standard.

General Description:

The FPGA Compiler command: set_wire_load "parttype-s_wc" causes the error: Wire load not found "par ttype-s_wc"



Solution 1:

This is caused by the link and target libraries in the .synopsys_dc.setup file not being set to the part that is being targeted. The example setup file fc4k.synopsys_dc.setup in $ds401/examples/synop sys looks like:

target_library = {xprim_4005-5.db xprim_4000-5.db xgen_4000.db \ xio_4000-5.db xfpga_4000-5.db}

If the xprim_4005-5 is missing, or the wire load is being set for a different part, the user will ge t this error.

Set the xprim_####-#.db in the link and target libs in the setup file to the correct part and speed
grade. Make sure that the link and target are identical.




End of Record #1800 - Last Modified: 06/07/97 14:50

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!