Answers Database


2.1i NGD2VER/NGD2VHDL: WARNING:NetListWriters:104 - Port bus BUS_NAME[3:0] on block TOP is not reconstructed.


Record #2106

Product Family: Software

Product Line: FPGA Implementation

Product Part: ngd2ver

Product Version: 2.1i

Problem Title:

2.1i NGD2VER/NGD2VHDL: WARNING:NetListWriters:104 - Port bus BUS_NAME[3:0] on block TOP is not reconstructed.



Problem Description:
Urgency: Standard

General Description:
What is the meaning of the following warning:

WARNING:NetListWriters:104 - Port bus BUS_NAME[3:0] on block TOP is not reconstructed.


Solution 1:

This warning indicates that a bus name was recognized, but was not reconstructed as a bus in the HDL netlist. The bus was flattened, and it's members were listed individually.

The cause is that one of the members of the bus is missing due to optimization
(unused or hanging). In this case, Ngd2ver/Ngd2vhdl will only reconstruct a bus when all it's members are available.

This is a new feature introduced in Alliance 2.1i.




End of Record #2106 - Last Modified: 10/27/99 14:11

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!