Answers Database


M1.x: EPIC: Changing the design mode to "Read Only", "Read/Write", or "No Logic Changes"


Record #2306

Product Family: Software

Product Line: FPGA Implementation

Product Part: Epic

Problem Title:
M1.x: EPIC: Changing the design mode to "Read Only", "Read/Write", or "No Logic Changes"


Problem Description:
Keyword: EPIC, design, mode, change, read, write, logic

Urgency: Standard

General Description: The default mode that Epic operates in is Read Only.
In order to modify the design the mode needs to be changed. This can be
done in two ways.


Solution 1:

Select the 'Misc' menu, then click on 'Post Main Attrs'. This will open the 'Main Window Attributes'
  dialog box. Select the "Edit Mode" pulldown and change to the desired mode.



Solution 2:

Click on the 'attrib' button located on the toolbar. This will open the 'Main
Window Attributes' dialog box. Select the "Edit Mode" pulldown and change
to the desired mode.




End of Record #2306 - Last Modified: 05/25/99 14:03

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!