Answers Database


M1.3 MAP: MAP DRC does not check the validity of RLOC and LOC location constraints on fast carry logic


Record #2367

Product Family: Software

Product Line: FPGA Implementation

Product Part: map

Product Version: 1.3

Problem Title:
M1.3 MAP: MAP DRC does not check the validity of RLOC and LOC location constraints on fast carry logic



Problem Description:
Urgency: Standard

Reference: 12929

General Description:
The M1 Mapper does not check the validity of RLOC and LOC
constraints attached to a fast carry logic chain, nor
does it check that the directionality of a carry chain
is valid for the given architecture. (4000E carry chains
can be bidirectional, whereas 4000EX carry chains are
unidirectional only.


Solution 1:

These checks are done further down in the design flow at
the beginning of the place and route stage by PAR, so
invalid carry logic location constraints evnetually do get
flagged by the tools.




End of Record #2367 - Last Modified: 06/09/97 19:52

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!