Answers Database


CPLD: 9500 - How to invert the global set/reset pin


Record #2538

Product Family: Hardware

Product Line: 9500

Product Part: 9500

Problem Title:
CPLD: 9500 - How to invert the global set/reset pin


Problem Description:
Urgency: Standard

General Description:
How do you invert the global set/reset signal on a 9500?


Solution 1:

The 9500 GSR signal can be inverted by connecting an
inverter between the BUFGSR output and the asynchronous
set/reset pins of the desired flip-flops.

Note: do not include any other combinational logic between
the BUFGSR and the asynchronous set/reset pins of flip-flops.
Doing so will cause the software to not use the dedicated
GSR net.




End of Record #2538 - Last Modified: 12/10/99 14:07

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!