Answers Database


Synopsys FPGA/Design Compiler: Error: The entity 'add_sub_ub' depends on the package 'std_logic_arith' which has been analyzed more recently.


Record #2657

Product Family: Software

Product Line: Synopsys

Product Part: FPGA Compiler

Problem Title:
Synopsys FPGA/Design Compiler: Error: The entity 'add_sub_ub' depends on the package 'std_logic_arith' which has been analyzed more recently.



Problem Description:
Urgency: Standard

Problem Description:
During compile of a VHDL or Verilog design for Synopsys, get following error.
Error: The entity 'add_sub_ub' depends on the package 'std_logic_arith'
      which has been analyzed more recently.
      Please re-analyze the source file for 'add_sub_ub' and try again. (LBR-28)
Information: Compile terminated abnormally. (OPT-100)



Solution 1:

Resolution 1:
The usually means the DesignWare and Simulation Libraries are older than current version of Synopsys , they need to be re-compiled. Please refer to Solution record 1189 more additional information on how to re-compile DesignWare and Simulation libraries.



Solution 2:

Another possible cause of this problem is that the define_design_lib
and synthetic_library variables in the .synopsys_dc.setup
file are not consistent. For example, if the define_design_lib
and synthetic_library are set:


define_design_lib xdw_4000ex -path /path1/path2/xc4000ex
synthetic_library = {xdw_4000e.sldb standard.sldb}


or


define_design_lib xdw_4000ex -path /path1/path2/xc4000e
synthetic_library = {xdw_4000ex.sldb standard.sldb}


In the first case, the define_design_lib is pointing at XC4000ex
XDW, but the synthetic_library is pointing to the XC4000E .sldb file.
In the second case, the synthetic_library is okay, but the
define_design_lib is pointing to the XC4000E XDW files, instead of the
XC4000EX. Make sure your variables are consistent. Either use
the example .synopsys_dc.setup files in $XILNX/synopsys/examples, or
make sure XC4000E path and files are used together, and
make sure XC4000EX path and files are used together.




End of Record #2657 - Last Modified: 03/11/98 15:40

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!