Answers Database


M1.3/M1.4 CPLD: How to create timing simulation netlist in the XNF format


Record #2716

Product Family: Software

Product Line: FPGA Implementation

Product Part: ngd2xnf

Product Version: 1.3

Problem Title:
M1.3/M1.4 CPLD: How to create timing simulation netlist in the XNF format


Problem Description:
Urgency: standard

General Description:

Using ngd2xnf to create a timing simulation XNF netlist for
any CPLD returns a fatal error.


Solution 1:

Do not try to use ngd2xnf to create an XNF timing simulation
netlist. If you want a XNF netlist, run the following command
in the revision directory of your project.

tsim -xnf <design_name> outputFileName(optional).

You must have a valid design_name.vm6 file in your revision
directory in order to be able to run this command.




End of Record #2716 - Last Modified: 10/04/97 13:55

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!