Answers Database


M1.3/M1.4 PAR: The signal "GLOBAL_LOGIC0" is not completely routed--messages about unrouted nets that are not in the input design


Record #2783

Product Family: Software

Product Line: FPGA Implementation

Product Part: par

Product Version: 1.4

Problem Title:
M1.3/M1.4 PAR: The signal "GLOBAL_LOGIC0" is not completely routed--messages about unrouted
nets that are not in the input design



Problem Description:
Urgency: standard

General Description:
PAR may issue a message about unrouted nets named "GLOBAL_LOGIC0" or
"GLOBAL_LOGIC1". These are the re-named power and ground nets from the
input design. The design is not completed until all connections
including these have been routed.


Solution 1:

In some cases, if the message looks something like this:

//////////////////////////////////////////////////////////////

    Dumping design to file "drink_top_r.ncd".
    Total CPU time 22 secs
    Total REAL time: 2 mins 41 secs
    End of route. 169 routed (97.69%); 0 unrouted active,
       4 unrouted pwr/gnd.
    No errors found.
    The signal "GLOBAL_LOGIC0" is not completely routed.

//////////////////////////////////////////////////////////////


This is followed further down in the report by:

//////////////////////////////////////////////////////////////

    Total REAL time to Router completion: 2 mins 47 secs
    Total CPU time to Router completion: 23 secs

    Generating PAR statistics.

       The Delay Summary Report

       The Score for this design is: 544


    The Number of signals not completely routed for this design is: 1

      The Average Connection Delay for this design is:		       3.706 ns
      The Average Connection Delay on critical nets is:       0.000 ns
      The Average Clock Skew for this design is:	      0.033 ns
      The Maximum Pin Delay is: 			     11.991 ns
      The Average Connection Delay on the 10 Worst Nets is:   8.691 ns

       Listing Pin Delays by value: (ns)

    d <= 10    < d <= 20   < d <= 30   < d <= 40   < d <= 50	d > 50
   ---------   ---------   ---------   ---------   ---------   ---------
	 157	      12	   0	       0	   0	       0



   Timing Score: 0

   Dumping design to file "drink_top_r.ncd".


    1 signals are not completely routed.

    WARNING:baspw:130 - Design is not completely routed.

//////////////////////////////////////////////////////////////


If you get this warning, the design is not complete. You
should run Re-entrant Routing and to try and get the net
to route. If that does not work, try a different cost table
and re-run the design.




End of Record #2783 - Last Modified: 08/22/98 17:01

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!