![]() |
|
![]() |
|
Answers Database
Foundation XVHDL, XC9500: How to set an output to high impedance (Hi-Z)
Record #3030
Product Family: Software entity hiz is
port( a:in bit;
b:in bit;
clk:in bit;
d:out bit;
oz:out std_logic
);
end hiz;
architecture rewrite of hiz is signal controlz:bit:='0'; begin process(clk) if clk'event and clk='1' then d<=a and b; end if; end process; oz<='Z' when controlz='0' else '0'; --oz will always be 'Z' since controlz is tied to gnd --and never used. end rewrite; ------------------------------- This will implement the following equations as seen in the fitting report /oz = Vcc oz.TRST = Gnd End of Record #3030 - Last Modified: 06/03/99 14:15 |
| For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips! |