Answers Database


CPLD: XC9500: What are the recommended maximum rise times for inputs?


Record #3226

Product Family: Hardware

Product Line: 9500

Product Part: 9500

Problem Title:
CPLD: XC9500: What are the recommended maximum rise times for inputs?


Problem Description:
Urgency: Standard

General Description: Questions have risen concerning the
maximum rise time suggested for an input signal on a 9500
device.


Solution 1:

The suggested maximum rise time for a signal that is routed
to combinatorial logic is 50ns.

For signals that use the global routing resources (Global
Clock, Global Output Enable and Global Set/Reset), it is
recommended that the maximum rise time not exceed 10ns.




End of Record #3226 - Last Modified: 12/09/99 13:54

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!