Answers Database


M1.3/M1.4 hplusas6: JEDEC File generator not writing ABEL test vectors in the JED file


Record #3307

Product Family: Software

Product Line: EPLD Core

Product Part: epld-bit

Problem Title:
M1.3/M1.4 hplusas6: JEDEC File generator not writing ABEL test vectors in the JED file


Problem Description:
General Description:

If you are lowercase signal inputs in your ABEL design, the
functional test vectors do not appear in the JEDEC file.


Solution 1:

The current workaround is to convert all your signal names to
upper case.




End of Record #3307 - Last Modified: 01/15/98 18:05

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!