Answers Database


M1.4 Map - Incorrect mapping leads to DRC warning about component pin with no signal attached.


Record #3357

Product Family: Software

Product Line: FPGA Implementation

Product Part: map

Product Version: 1.4.

Problem Title:
M1.4 Map - Incorrect mapping leads to DRC warning about component pin with no signal attached.



Problem Description:
The incorrect mapping leads to the following valid DRC warning:

WARNING:x4kdr:82 - Blockcheck: The pin "F2" on comp (mapped physical logic cell) "Rx_BE_COND" is con figured to be used but has no signal attached to it.



Solution 1:

This problem is corrected in the fourth M1.4 Core Tools patch
available on the Xilinx Download Area:

Solaris:  ftp://ftp.xilinx.com/pub/swhelp/M1.4_alliance/core_sol17_m14.tar.ZInternet Link
SunOS	  ftp://ftp.xilinx.com/pub/swhelp/M1.4_alliance/core_sun17_m14.tar.ZInternet Link
HPUX:	  ftp://ftp.xilinx.com/pub/swhelp/M1.4_alliance/core_hp17_m14.tar.ZInternet Link
Win95/NT: ftp://ftp.xilinx.com/pub/swhelp/M1.4_alliance/core_nt17.zipInternet Link




End of Record #3357 - Last Modified: 08/18/98 18:01

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!