Answers Database


M1.4 PAR: ERROR: x45dr - netcheck: / Warning: basrt


Record #3499

Product Family: Software

Product Line: FPGA Implementation

Product Part: par

Product Version: 1.4.

Problem Title:
M1.4 PAR: ERROR: x45dr - netcheck: / Warning: basrt


Problem Description:
Urgency: Standard

General Description: Following error/warnings occur when
trying to run a design through M1.4 that uses the OMUX in
the IOB and also makes use of the GND availble at the EC
pin in the IOB to drive the OMUX.

ERROR:x45dr - netcheck: Signal BUF0/USClk3/lastClkEn is routed to the O pin of
    block sClkOut<3> on routing which is not available because the EC pin is
    using the Logic Zero option. Re-route the connection to the O pin without
    using the wire shared with the EC pin.
WARNING:basrt - Error found on signal: BUF0/USClk3/lastClkEn, leaving it
    unrouted.


Solution 1:

This problem is fixed in the latest M1.4 Core Tools Update
available on the Xilinx Download Area:

Solaris:  ftp://ftp.xilinx.com/pub/swhelp/M1.4_alliance/core_sol17_m14.tar.ZInternet Link
SunOS	  ftp://ftp.xilinx.com/pub/swhelp/M1.4_alliance/core_sun17_m14.tar.ZInternet Link
HPUX:	  ftp://ftp.xilinx.com/pub/swhelp/M1.4_alliance/core_hp17_m14.tar.ZInternet Link
Win95/NT: ftp://ftp.xilinx.com/pub/swhelp/M1.4_alliance/core_nt17.zipInternet Link





End of Record #3499 - Last Modified: 09/28/98 09:09

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!